git
/
gcc
mirror of git://gcc.gnu.org/git/gcc.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

re PR target/67032 (Geode optimizations incorrectly return -NaN) 

PR target/67032
	* config/i386/i386.c (geode_cost): Increase cost of MMX and SSE moves.

From-SVN: r233079
This commit is contained in:
Uros Bizjak 2016-02-02 17:07:24 +01:00
parent c7088aeac8
commit 0de7e22ccb
2 changed files with 13 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
gcc/ChangeLog
View File

@ -1,3 +1,8 @@
2016-02-02 Uros Bizjak <ubizjak@gmail.com>
PR target/67032
* config/i386/i386.c (geode_cost): Increase cost of MMX and SSE moves.
2016-02-02 Senthil Kumar Selvaraj <senthil_kumar.selvaraj@atmel.com> 2016-02-02 Senthil Kumar Selvaraj <senthil_kumar.selvaraj@atmel.com>
* config/avr/avr.c (avr_option_override): Set * config/avr/avr.c (avr_option_override): Set

14
gcc/config/i386/i386.c
View File

@ -595,17 +595,17 @@ struct processor_costs geode_cost = {
{4, 6, 6}, /* cost of storing fp registers {4, 6, 6}, /* cost of storing fp registers
in SFmode, DFmode and XFmode */ in SFmode, DFmode and XFmode */
1, /* cost of moving MMX register */ 2, /* cost of moving MMX register */
{1, 1}, /* cost of loading MMX registers {2, 2}, /* cost of loading MMX registers
in SImode and DImode */ in SImode and DImode */
{1, 1}, /* cost of storing MMX registers {2, 2}, /* cost of storing MMX registers
in SImode and DImode */ in SImode and DImode */
1, /* cost of moving SSE register */ 2, /* cost of moving SSE register */
{1, 1, 1}, /* cost of loading SSE registers {2, 2, 8}, /* cost of loading SSE registers
in SImode, DImode and TImode */ in SImode, DImode and TImode */
{1, 1, 1}, /* cost of storing SSE registers {2, 2, 8}, /* cost of storing SSE registers
in SImode, DImode and TImode */ in SImode, DImode and TImode */
1, /* MMX or SSE register to integer */ 3, /* MMX or SSE register to integer */
64, /* size of l1 cache. */ 64, /* size of l1 cache. */
128, /* size of l2 cache. */ 128, /* size of l2 cache. */
32, /* size of prefetch block */ 32, /* size of prefetch block */