git
/
gcc
mirror of git://gcc.gnu.org/git/gcc.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix integer load reservation for -march=znver1 

2016-10-11  Venkataramanan Kumar  <Venkataramanan.kumar@amd.com>

	* config/i386/znver1.md : Fix imov/imovx load type reservations.

From-SVN: r240990
This commit is contained in:
Venkataramanan Kumar 2016-10-11 11:49:32 +00:00 committed by Venkataramanan Kumar
parent 8e8c2744fa
commit 1d0eabee39
2 changed files with 8 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
gcc/ChangeLog
View File

@ -1,3 +1,7 @@
2016-10-11 Venkataramanan Kumar <Venkataramanan.kumar@amd.com>
* config/i386/znver1.md : Fix imov/imovx load type reservations.
2016-10-11 Eric Botcazou <ebotcazou@adacore.com> 2016-10-11 Eric Botcazou <ebotcazou@adacore.com>
* config/sparc/sparc.opt (msubxc): New option. * config/sparc/sparc.opt (msubxc): New option.

8
gcc/config/i386/znver1.md
View File

@ -228,18 +228,18 @@
(eq_attr "memory" "store"))) (eq_attr "memory" "store")))
"znver1-direct,znver1-ieu,znver1-store") "znver1-direct,znver1-ieu,znver1-store")
(define_insn_reservation "znver1_load_imov_double_load" 6 (define_insn_reservation "znver1_load_imov_double_load" 5
(and (eq_attr "cpu" "znver1") (and (eq_attr "cpu" "znver1")
(and (eq_attr "znver1_decode" "double") (and (eq_attr "znver1_decode" "double")
(and (eq_attr "type" "imovx") (and (eq_attr "type" "imovx")
(eq_attr "memory" "load")))) (eq_attr "memory" "load"))))
"znver1-double,znver1-load,znver1-ieu") "znver1-double,znver1-load")
(define_insn_reservation "znver1_load_imov_direct_load" 5 (define_insn_reservation "znver1_load_imov_direct_load" 4
(and (eq_attr "cpu" "znver1") (and (eq_attr "cpu" "znver1")
(and (eq_attr "type" "imov,imovx") (and (eq_attr "type" "imov,imovx")
(eq_attr "memory" "load"))) (eq_attr "memory" "load")))
"znver1-direct,znver1-load,znver1-ieu") "znver1-direct,znver1-load")
;; INTEGER/GENERAL instructions ;; INTEGER/GENERAL instructions
;; register/imm operands only: ALU, ICMP, NEG, NOT, ROTATE, ISHIFT, TEST ;; register/imm operands only: ALU, ICMP, NEG, NOT, ROTATE, ISHIFT, TEST