git
/
gcc
mirror of git://gcc.gnu.org/git/gcc.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

altivec.md ("one_cmplv16qi2"): Change vnot to vnor. 

* config/rs6000/altivec.md ("one_cmplv16qi2"): Change vnot to
	vnor.
	("one_cmplv8hi2"): Same.
	("one_cmplv4si2"): Same.

From-SVN: r81693
This commit is contained in:
Aldy Hernandez 2004-05-11 03:29:57 +00:00 committed by Aldy Hernandez
parent 3dc85d39ff
commit 39302b6a85
2 changed files with 10 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
gcc/ChangeLog
View File

@ -1,3 +1,10 @@
2004-05-10 Aldy Hernandez <aldyh@redhat.com>
* config/rs6000/altivec.md ("one_cmplv16qi2"): Change vnot to
vnor.
("one_cmplv8hi2"): Same.
("one_cmplv4si2"): Same.
2004-05-10 Kaz Kojima <kkojima@gcc.gnu.org> 2004-05-10 Kaz Kojima <kkojima@gcc.gnu.org>
PR target/15130 PR target/15130

6
gcc/config/rs6000/altivec.md
View File

@ -999,21 +999,21 @@
[(set (match_operand:V16QI 0 "register_operand" "=v") [(set (match_operand:V16QI 0 "register_operand" "=v")
(not:V16QI (match_operand:V16QI 1 "register_operand" "v")))] (not:V16QI (match_operand:V16QI 1 "register_operand" "v")))]
"TARGET_ALTIVEC" "TARGET_ALTIVEC"
"vnot %0,%1" "vnor %0,%1,%1"
[(set_attr "type" "vecsimple")]) [(set_attr "type" "vecsimple")])
(define_insn "one_cmplv8hi2" (define_insn "one_cmplv8hi2"
[(set (match_operand:V8HI 0 "register_operand" "=v") [(set (match_operand:V8HI 0 "register_operand" "=v")
(not:V8HI (match_operand:V8HI 1 "register_operand" "v")))] (not:V8HI (match_operand:V8HI 1 "register_operand" "v")))]
"TARGET_ALTIVEC" "TARGET_ALTIVEC"
"vnot %0,%1" "vnor %0,%1,%1"
[(set_attr "type" "vecsimple")]) [(set_attr "type" "vecsimple")])
(define_insn "one_cmplv4si2" (define_insn "one_cmplv4si2"
[(set (match_operand:V4SI 0 "register_operand" "=v") [(set (match_operand:V4SI 0 "register_operand" "=v")
(not:V4SI (match_operand:V4SI 1 "register_operand" "v")))] (not:V4SI (match_operand:V4SI 1 "register_operand" "v")))]
"TARGET_ALTIVEC" "TARGET_ALTIVEC"
"vnot %0,%1" "vnor %0,%1,%1"
[(set_attr "type" "vecsimple")]) [(set_attr "type" "vecsimple")])
(define_insn "iorv16qi3" (define_insn "iorv16qi3"