git
/
gcc
mirror of git://gcc.gnu.org/git/gcc.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

[AArch64] Allow multiple-of-8 immediate offsets for TImode LDP/STP 

* config/aarch64/aarch64.c (aarch64_classify_address): Use DImode when
        performing aarch64_offset_7bit_signed_scaled_p check for TImode LDP/STP
        addresses.

        * gcc.target/aarch64/ldp_stp_unaligned_1.c: New test.

From-SVN: r238938
This commit is contained in:
Kyrylo Tkachov 2016-08-01 10:20:03 +00:00 committed by Kyrylo Tkachov
parent b91cd96b29
commit 8ed49fab92
4 changed files with 34 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
gcc/ChangeLog
View File

@ -1,3 +1,9 @@
2016-08-01 Kyrylo Tkachov <kyrylo.tkachov@arm.com>
* config/aarch64/aarch64.c (aarch64_classify_address): Use DImode when
performing aarch64_offset_7bit_signed_scaled_p check for TImode LDP/STP
addresses.
2016-08-01 Virendra Pathak <virendra.pathak@broadcom.com>
* config/aarch64/aarch64.c (vulcan_tunings): Update

6
gcc/config/aarch64/aarch64.c
View File

@ -3994,9 +3994,11 @@ aarch64_classify_address (struct aarch64_address_info *info,
X,X: 7-bit signed scaled offset
Q: 9-bit signed offset
We conservatively require an offset representable in either mode.
*/
When performing the check for pairs of X registers i.e. LDP/STP
pass down DImode since that is the natural size of the LDP/STP
instruction memory accesses. */
if (mode == TImode || mode == TFmode)
return (aarch64_offset_7bit_signed_scaled_p (mode, offset)
return (aarch64_offset_7bit_signed_scaled_p (DImode, offset)
&& offset_9bit_signed_unscaled_p (mode, offset));
/* A 7bit offset check because OImode will emit a ldp/stp

4
gcc/testsuite/ChangeLog
View File

@ -1,3 +1,7 @@
2016-08-01 Kyrylo Tkachov <kyrylo.tkachov@arm.com>
* gcc.target/aarch64/ldp_stp_unaligned_1.c: New test.
2016-08-01 Jan Beulich <jbeulich@suse.com>
* gcc.dg/vshift-6.c, gcc.dg/vshift-7.c: New.

20
gcc/testsuite/gcc.target/aarch64/ldp_stp_unaligned_1.c Normal file
View File

@ -0,0 +1,20 @@
/* { dg-options "-O2" } */
/* Check that we can use a REG + IMM addressing mode when moving an unaligned
TImode value to and from memory. */
struct foo
{
long long b;
__int128 a;
} __attribute__ ((packed));
void
bar (struct foo *p, struct foo *q)
{
p->a = q->a;
}
/* { dg-final { scan-assembler-not "add\tx\[0-9\]+, x\[0-9\]+" } } */
/* { dg-final { scan-assembler-times "ldp\tx\[0-9\]+, x\[0-9\], .*8" 1 } } */
/* { dg-final { scan-assembler-times "stp\tx\[0-9\]+, x\[0-9\], .*8" 1 } } */