[AArch64] PR target/85512: Tighten SIMD right shift immediate constraints pt2

PR target/85512
	* config/aarch64/constraints.md (Usg): Limit to 31.
	(Usj): Limit to 63.

From-SVN: r259699
This commit is contained in:
Kyrylo Tkachov 2018-04-27 08:48:49 +00:00 committed by Kyrylo Tkachov
parent 9f47a64fcc
commit b4c0db2578
2 changed files with 8 additions and 2 deletions

View File

@ -1,3 +1,9 @@
2018-04-27 Kyrylo Tkachov <kyrylo.tkachov@arm.com>
PR target/85512
* config/aarch64/constraints.md (Usg): Limit to 31.
(Usj): Limit to 63.
2018-04-27 Jakub Jelinek <jakub@redhat.com>
PR tree-optimization/85529

View File

@ -158,14 +158,14 @@
A constraint that matches an immediate right shift constant in SImode
suitable for a SISD instruction."
(and (match_code "const_int")
(match_test "IN_RANGE (ival, 1, 32)")))
(match_test "IN_RANGE (ival, 1, 31)")))
(define_constraint "Usj"
"@internal
A constraint that matches an immediate right shift constant in DImode
suitable for a SISD instruction."
(and (match_code "const_int")
(match_test "IN_RANGE (ival, 1, 64)")))
(match_test "IN_RANGE (ival, 1, 63)")))
(define_constraint "UsM"
"@internal