git
/
gcc
mirror of git://gcc.gnu.org/git/gcc.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

i386.md (sqrt_extend<mode>xf3_i387): Remove. 

* config/i386/i386.md (sqrt_extend<mode>xf3_i387): Remove.
	(sqrt<mode>2): Extend operand 1 to XFmode and generate sqrtxf3 insn.

From-SVN: r264243
This commit is contained in:
Uros Bizjak 2018-09-12 17:04:41 +02:00 committed by Uros Bizjak
parent b25508e0cc
commit c749305900
2 changed files with 8 additions and 15 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
gcc/ChangeLog
View File

@ -1,3 +1,8 @@
2018-09-12 Uros Bizjak <ubizjak@gmail.com>
* config/i386/i386.md (sqrt_extend<mode>xf3_i387): Remove.
(sqrt<mode>2): Extend operand 1 to XFmode and generate sqrtxf3 insn.
2018-09-12 Richard Biener <rguenther@suse.de> 2018-09-12 Richard Biener <rguenther@suse.de>
PR tree-optimization/87280 PR tree-optimization/87280

18
gcc/config/i386/i386.md
View File

@ -15126,19 +15126,6 @@
(set_attr "amdfam10_decode" "direct") (set_attr "amdfam10_decode" "direct")
(set_attr "bdver1_decode" "direct")]) (set_attr "bdver1_decode" "direct")])
(define_insn "sqrt_extend<mode>xf2_i387"
[(set (match_operand:XF 0 "register_operand" "=f")
(sqrt:XF
(float_extend:XF
(match_operand:MODEF 1 "register_operand" "0"))))]
"TARGET_USE_FANCY_MATH_387"
"fsqrt"
[(set_attr "type" "fpspc")
(set_attr "mode" "XF")
(set_attr "athlon_decode" "direct")
(set_attr "amdfam10_decode" "direct")
(set_attr "bdver1_decode" "direct")])
(define_insn "*rsqrtsf2_sse" (define_insn "*rsqrtsf2_sse"
[(set (match_operand:SF 0 "register_operand" "=x,x") [(set (match_operand:SF 0 "register_operand" "=x,x")
(unspec:SF [(match_operand:SF 1 "nonimmediate_operand" "x,m")] (unspec:SF [(match_operand:SF 1 "nonimmediate_operand" "x,m")]
@ -15201,9 +15188,10 @@
if (!(SSE_FLOAT_MODE_P (<MODE>mode) && TARGET_SSE_MATH)) if (!(SSE_FLOAT_MODE_P (<MODE>mode) && TARGET_SSE_MATH))
{ {
rtx op0 = gen_reg_rtx (XFmode); rtx op0 = gen_reg_rtx (XFmode);
rtx op1 = force_reg (<MODE>mode, operands[1]); rtx op1 = gen_reg_rtx (XFmode);
emit_insn (gen_sqrt_extend<mode>xf2_i387 (op0, op1)); emit_insn (gen_extend<mode>xf2 (op1, operands[1]));
emit_insn (gen_sqrtxf2 (op0, op1));
emit_insn (gen_truncxf<mode>2_i387_noop_unspec (operands[0], op0)); emit_insn (gen_truncxf<mode>2_i387_noop_unspec (operands[0], op0));
DONE; DONE;
} }