git
/
gcc
mirror of git://gcc.gnu.org/git/gcc.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

[multiple changes] 

2010-12-08  Richard Earnshaw  <rearnsha@arm.com>

	PR target/46631
	* arm.c (thumb2_reorg): Also try to reduce <commutative_op> Rd, Rn, Rd
	into a 16-bit instruction.

2010-12-08  Wei Guozhi  <carrot@google.com>

	PR target/46631
	* gcc.target/arm/pr46631: New testcase.

From-SVN: r167595
This commit is contained in:
Richard Earnshaw 2010-12-08 16:38:10 +00:00
parent b0ce92b403
commit c994a0ce08
4 changed files with 50 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
gcc/ChangeLog
View File

@ -1,3 +1,9 @@
2010-12-08 Richard Earnshaw <rearnsha@arm.com>
PR target/46631
* arm.c (thumb2_reorg): Also try to reduce <commutative_op> Rd, Rn, Rd
into a 16-bit instruction.
2010-12-08 Michael Meissner <meissner@linux.vnet.ibm.com>
PR middle-end/42694

23
gcc/config/arm/arm.c
View File

@ -12183,6 +12183,7 @@ thumb2_reorg (void)
FOR_EACH_BB (bb)
{
rtx insn;
COPY_REG_SET (&live, DF_LR_OUT (bb));
df_simulate_initialize_backwards (bb, &live);
FOR_BB_INSNS_REVERSE (bb, insn)
@ -12200,21 +12201,43 @@ thumb2_reorg (void)
rtx dst = XEXP (pat, 0);
rtx src = XEXP (pat, 1);
rtx op0 = XEXP (src, 0);
rtx op1 = (GET_RTX_CLASS (GET_CODE (src)) == RTX_COMM_ARITH
? XEXP (src, 1) : NULL);
if (rtx_equal_p (dst, op0)
|| GET_CODE (src) == PLUS || GET_CODE (src) == MINUS)
{
rtx ccreg = gen_rtx_REG (CCmode, CC_REGNUM);
rtx clobber = gen_rtx_CLOBBER (VOIDmode, ccreg);
rtvec vec = gen_rtvec (2, pat, clobber);
PATTERN (insn) = gen_rtx_PARALLEL (VOIDmode, vec);
INSN_CODE (insn) = -1;
}
/* We can also handle a commutative operation where the
second operand matches the destination. */
else if (op1 && rtx_equal_p (dst, op1))
{
rtx ccreg = gen_rtx_REG (CCmode, CC_REGNUM);
rtx clobber = gen_rtx_CLOBBER (VOIDmode, ccreg);
rtvec vec;
src = copy_rtx (src);
XEXP (src, 0) = op1;
XEXP (src, 1) = op0;
pat = gen_rtx_SET (VOIDmode, dst, src);
vec = gen_rtvec (2, pat, clobber);
PATTERN (insn) = gen_rtx_PARALLEL (VOIDmode, vec);
INSN_CODE (insn) = -1;
}
}
}
if (NONDEBUG_INSN_P (insn))
df_simulate_one_insn_backwards (bb, insn, &live);
}
}
CLEAR_REG_SET (&live);
}

5
gcc/testsuite/ChangeLog
View File

@ -1,3 +1,8 @@
2010-12-08 Wei Guozhi <carrot@google.com>
PR target/46631
* gcc.target/arm/pr46631: New testcase.
2010-12-08 Michael Meissner <meissner@linux.vnet.ibm.com>
PR middle-end/42694

16
gcc/testsuite/gcc.target/arm/pr46631.c Normal file
View File

@ -0,0 +1,16 @@
/* { dg-options "-mthumb -Os" } */
/* { dg-require-effective-target arm_thumb2_ok } */
/* { dg-final { scan-assembler "ands" } } */
struct S {
int bi_buf;
int bi_valid;
};
int tz (struct S* p, int bits, int value)
{
if (p == 0) return 1;
p->bi_valid = bits;
p->bi_buf = value & ((1 << bits) - 1);
return 0;
}