git
/
gcc
mirror of git://gcc.gnu.org/git/gcc.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Add RDRND, F16C and FSGSBASE support to -march=native 

* config/i386/driver-i386.c (host_detect_local_cpu): Support
	RDRND, F16C and FSGSBASE.

From-SVN: r187696
This commit is contained in:
H.J. Lu 2012-05-20 21:34:14 +00:00 committed by H.J. Lu
parent 05607e5b63
commit d1925759ed
2 changed files with 13 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
gcc/ChangeLog
View File

@ -1,3 +1,8 @@
2012-05-20 H.J. Lu <hongjiu.lu@intel.com>
* config/i386/driver-i386.c (host_detect_local_cpu): Support
RDRND, F16C and FSGSBASE.
2012-05-20 John David Anglin <dave.anglin@nrc-cnrc.gc.ca> 2012-05-20 John David Anglin <dave.anglin@nrc-cnrc.gc.ca>
PR rtl-optimzation/53373 PR rtl-optimzation/53373

9
gcc/config/i386/driver-i386.c
View File

@ -398,6 +398,7 @@ const char *host_detect_local_cpu (int argc, const char **argv)
unsigned int has_fma = 0, has_fma4 = 0, has_xop = 0; unsigned int has_fma = 0, has_fma4 = 0, has_xop = 0;
unsigned int has_bmi = 0, has_bmi2 = 0, has_tbm = 0, has_lzcnt = 0; unsigned int has_bmi = 0, has_bmi2 = 0, has_tbm = 0, has_lzcnt = 0;
unsigned int has_hle = 0, has_rtm = 0; unsigned int has_hle = 0, has_rtm = 0;
unsigned int has_rdrnd = 0, has_f16c = 0, has_fsgsbase = 0;
bool arch; bool arch;
@ -445,6 +446,8 @@ const char *host_detect_local_cpu (int argc, const char **argv)
has_aes = ecx & bit_AES; has_aes = ecx & bit_AES;
has_pclmul = ecx & bit_PCLMUL; has_pclmul = ecx & bit_PCLMUL;
has_fma = ecx & bit_FMA; has_fma = ecx & bit_FMA;
has_f16c = ecx & bit_F16C;
has_rdrnd = ecx & bit_RDRND;
has_cmpxchg8b = edx & bit_CMPXCHG8B; has_cmpxchg8b = edx & bit_CMPXCHG8B;
has_cmov = edx & bit_CMOV; has_cmov = edx & bit_CMOV;
@ -461,6 +464,7 @@ const char *host_detect_local_cpu (int argc, const char **argv)
has_rtm = ebx & bit_RTM; has_rtm = ebx & bit_RTM;
has_avx2 = ebx & bit_AVX2; has_avx2 = ebx & bit_AVX2;
has_bmi2 = ebx & bit_BMI2; has_bmi2 = ebx & bit_BMI2;
has_fsgsbase = ebx & bit_FSGSBASE;
} }
/* Check cpuid level of extended features. */ /* Check cpuid level of extended features. */
@ -733,11 +737,14 @@ const char *host_detect_local_cpu (int argc, const char **argv)
const char *lzcnt = has_lzcnt ? " -mlzcnt" : " -mno-lzcnt"; const char *lzcnt = has_lzcnt ? " -mlzcnt" : " -mno-lzcnt";
const char *hle = has_hle ? " -mhle" : " -mno-hle"; const char *hle = has_hle ? " -mhle" : " -mno-hle";
const char *rtm = has_rtm ? " -mrtm" : " -mno-rtm"; const char *rtm = has_rtm ? " -mrtm" : " -mno-rtm";
const char *rdrnd = has_rdrnd ? " -mrdrnd" : " -mno-rdrnd";
const char *f16c = has_f16c ? " -mf16c" : " -mno-f16c";
const char *fsgsbase = has_fsgsbase ? " -mfsgsbase" : " -mno-fsgsbase";
options = concat (options, cx16, sahf, movbe, ase, pclmul, options = concat (options, cx16, sahf, movbe, ase, pclmul,
popcnt, abm, lwp, fma, fma4, xop, bmi, bmi2, popcnt, abm, lwp, fma, fma4, xop, bmi, bmi2,
tbm, avx, avx2, sse4_2, sse4_1, lzcnt, rtm, tbm, avx, avx2, sse4_2, sse4_1, lzcnt, rtm,
hle, NULL); hle, rdrnd, f16c, fsgsbase, NULL);
} }
done: done: