git
/
gcc
mirror of git://gcc.gnu.org/git/gcc.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

i386.h (enum ix86_tune_indices): Rename from X86_TUNE_ADD_ESP_4. 

* config/i386/i386.h (enum ix86_tune_indices) <X86_TUNE_SINGLE_POP>:
	Rename from X86_TUNE_ADD_ESP_4.
	<IX86_TUNE_DOUBLE_POP>: Rename from X86_TUNE_ADD_ESP_8.
	<IX86_TUNE_SINGLE_PUSH>: Rename from X86_TUNE_SUB_ESP_4.
	<IX86_TUNE_DOUBLE_PUSH>: Rename from X86_TUNE_SUB_ESP_8.
	(TARGET_SINGLE_POP): Rename from TARGET_ADD_ESP_4.
	(TARGET_DOUBLE_POP): Rename from TARGET_ADD_ESP_8.
	(TARGET_SINGLE_PUSH): Rename from TARGET_SUB_ESP_4.
	(TARGET_DOUBLE_POP): Rename from TARGET_SUB_ESP_8.
	* config/i386/i386.c (initial_ix86_tune_features)
	<X86_TUNE_SINGLE_POP>: Invert members.
	<X86_TUNE_DOUBLE_POP>: Ditto.
	<X86_TUNE_SINGLE_PUSH>: Ditto.
	<X86_TUNE_DOUBLE_PUSH>: Ditto.
	* config/i386/i386.md (*pop<mode>1): Rename from pop<mode>1.
	No longer exported.
	(push peephole2 patterns): Macroize peepholes using P mode iterator.
	Adjust for renamed TARGET_{SINGLE,DOUBLE}_PUSH defines.
	(pop peephole2 patterns): Macroize peepholes using P mode iterator.
	Adjust for renamed TARGET_{SINGLE,DOUBLE}_POP defines.

From-SVN: r163732
This commit is contained in:
Uros Bizjak 2010-09-01 14:26:49 +02:00
parent 558af7ca1c
commit d8b08ecdf6
4 changed files with 127 additions and 177 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

29
gcc/ChangeLog
View File

@ -1,3 +1,26 @@
2010-09-01 Uros Bizjak <ubizjak@gmail.com>
* config/i386/i386.h (enum ix86_tune_indices) <X86_TUNE_SINGLE_POP>:
Rename from X86_TUNE_ADD_ESP_4.
<IX86_TUNE_DOUBLE_POP>: Rename from X86_TUNE_ADD_ESP_8.
<IX86_TUNE_SINGLE_PUSH>: Rename from X86_TUNE_SUB_ESP_4.
<IX86_TUNE_DOUBLE_PUSH>: Rename from X86_TUNE_SUB_ESP_8.
(TARGET_SINGLE_POP): Rename from TARGET_ADD_ESP_4.
(TARGET_DOUBLE_POP): Rename from TARGET_ADD_ESP_8.
(TARGET_SINGLE_PUSH): Rename from TARGET_SUB_ESP_4.
(TARGET_DOUBLE_POP): Rename from TARGET_SUB_ESP_8.
* config/i386/i386.c (initial_ix86_tune_features)
<X86_TUNE_SINGLE_POP>: Invert members.
<X86_TUNE_DOUBLE_POP>: Ditto.
<X86_TUNE_SINGLE_PUSH>: Ditto.
<X86_TUNE_DOUBLE_PUSH>: Ditto.
* config/i386/i386.md (*pop<mode>1): Rename from pop<mode>1.
No longer exported.
(push peephole2 patterns): Macroize peepholes using P mode iterator.
Adjust for renamed TARGET_{SINGLE,DOUBLE}_PUSH defines.
(pop peephole2 patterns): Macroize peepholes using P mode iterator.
Adjust for renamed TARGET_{SINGLE,DOUBLE}_POP defines.
2010-09-01 Eric Botcazou <ebotcazou@adacore.com> 2010-09-01 Eric Botcazou <ebotcazou@adacore.com>
* gimplify.c (gimplify_init_constructor): Do not create a temporary for * gimplify.c (gimplify_init_constructor): Do not create a temporary for
@ -16,15 +39,13 @@
* tree-vrp.c (adjust_range_with_scev): Use number of iteration * tree-vrp.c (adjust_range_with_scev): Use number of iteration
estimate. estimate.
(vrp_visit_phi_node): Delay using SCEV till we balloon the (vrp_visit_phi_node): Delay using SCEV till we balloon the range.
range.
(execute_vrp): Compute number of iteration estimates. (execute_vrp): Compute number of iteration estimates.
* cfgloop.h (estimate_numbers_of_iterations_loop): Adjust prototype. * cfgloop.h (estimate_numbers_of_iterations_loop): Adjust prototype.
* tree-flow.h (estimate_numbers_of_iterations): Likewise. * tree-flow.h (estimate_numbers_of_iterations): Likewise.
* tree-data-ref.c (estimated_loop_iterations): Adjust. * tree-data-ref.c (estimated_loop_iterations): Adjust.
* tree-ssa-loop-niter.c (estimate_numbers_of_iterations_loop): * tree-ssa-loop-niter.c (estimate_numbers_of_iterations_loop):
Infer loop bounds from undefined behavior based on a new Infer loop bounds from undefined behavior based on a new parameter.
parameter.
(estimate_numbers_of_iterations): Likewise. (estimate_numbers_of_iterations): Likewise.
(scev_probably_wraps_p): Adjust. (scev_probably_wraps_p): Adjust.
* tree-ssa-loop.c (tree_ssa_loop_bounds): Likewise. * tree-ssa-loop.c (tree_ssa_loop_bounds): Likewise.

24
gcc/config/i386/i386.c
View File

@ -1480,21 +1480,21 @@ static unsigned int initial_ix86_tune_features[X86_TUNE_LAST] = {
/* X86_TUNE_PROMOTE_HI_REGS */ /* X86_TUNE_PROMOTE_HI_REGS */
m_PPRO, m_PPRO,
/* X86_TUNE_ADD_ESP_4: Enable if add/sub is preferred over 1/2 push/pop. */ /* X86_TUNE_SINGLE_POP: Enable if single pop insn is preferred
m_ATOM | m_AMD_MULTIPLE | m_K6_GEODE | m_PENT4 | m_NOCONA over esp addition. */
| m_CORE2 | m_GENERIC, m_386 | m_486 | m_PENT | m_PPRO,
/* X86_TUNE_ADD_ESP_8 */ /* X86_TUNE_DOUBLE_POP: Enable if double pop insn is preferred
m_AMD_MULTIPLE | m_ATOM | m_PPRO | m_K6_GEODE | m_386 over esp addition. */
| m_486 | m_PENT4 | m_NOCONA | m_CORE2 | m_GENERIC, m_PENT,
/* X86_TUNE_SUB_ESP_4 */ /* X86_TUNE_SINGLE_PUSH: Enable if single push insn is preferred
m_AMD_MULTIPLE | m_ATOM | m_PPRO | m_PENT4 | m_NOCONA | m_CORE2 over esp subtraction. */
| m_GENERIC, m_386 | m_486 | m_PENT | m_K6_GEODE,
/* X86_TUNE_SUB_ESP_8 */ /* X86_TUNE_DOUBLE_PUSH. Enable if double push insn is preferred
m_AMD_MULTIPLE | m_ATOM | m_PPRO | m_386 | m_486 over esp subtraction. */
| m_PENT4 | m_NOCONA | m_CORE2 | m_GENERIC, m_PENT | m_K6_GEODE,
/* X86_TUNE_INTEGER_DFMODE_MOVES: Enable if integer moves are preferred /* X86_TUNE_INTEGER_DFMODE_MOVES: Enable if integer moves are preferred
for DFmode copies */ for DFmode copies */

16
gcc/config/i386/i386.h
View File

@ -274,10 +274,10 @@ enum ix86_tune_indices {
X86_TUNE_HIMODE_MATH, X86_TUNE_HIMODE_MATH,
X86_TUNE_PROMOTE_QI_REGS, X86_TUNE_PROMOTE_QI_REGS,
X86_TUNE_PROMOTE_HI_REGS, X86_TUNE_PROMOTE_HI_REGS,
X86_TUNE_ADD_ESP_4, X86_TUNE_SINGLE_POP,
X86_TUNE_ADD_ESP_8, X86_TUNE_DOUBLE_POP,
X86_TUNE_SUB_ESP_4, X86_TUNE_SINGLE_PUSH,
X86_TUNE_SUB_ESP_8, X86_TUNE_DOUBLE_PUSH,
X86_TUNE_INTEGER_DFMODE_MOVES, X86_TUNE_INTEGER_DFMODE_MOVES,
X86_TUNE_PARTIAL_REG_DEPENDENCY, X86_TUNE_PARTIAL_REG_DEPENDENCY,
X86_TUNE_SSE_PARTIAL_REG_DEPENDENCY, X86_TUNE_SSE_PARTIAL_REG_DEPENDENCY,
@ -348,10 +348,10 @@ extern unsigned char ix86_tune_features[X86_TUNE_LAST];
#define TARGET_HIMODE_MATH ix86_tune_features[X86_TUNE_HIMODE_MATH] #define TARGET_HIMODE_MATH ix86_tune_features[X86_TUNE_HIMODE_MATH]
#define TARGET_PROMOTE_QI_REGS ix86_tune_features[X86_TUNE_PROMOTE_QI_REGS] #define TARGET_PROMOTE_QI_REGS ix86_tune_features[X86_TUNE_PROMOTE_QI_REGS]
#define TARGET_PROMOTE_HI_REGS ix86_tune_features[X86_TUNE_PROMOTE_HI_REGS] #define TARGET_PROMOTE_HI_REGS ix86_tune_features[X86_TUNE_PROMOTE_HI_REGS]
#define TARGET_ADD_ESP_4 ix86_tune_features[X86_TUNE_ADD_ESP_4] #define TARGET_SINGLE_POP ix86_tune_features[X86_TUNE_SINGLE_POP]
#define TARGET_ADD_ESP_8 ix86_tune_features[X86_TUNE_ADD_ESP_8] #define TARGET_DOUBLE_POP ix86_tune_features[X86_TUNE_DOUBLE_POP]
#define TARGET_SUB_ESP_4 ix86_tune_features[X86_TUNE_SUB_ESP_4] #define TARGET_SINGLE_PUSH ix86_tune_features[X86_TUNE_SINGLE_PUSH]
#define TARGET_SUB_ESP_8 ix86_tune_features[X86_TUNE_SUB_ESP_8] #define TARGET_DOUBLE_PUSH ix86_tune_features[X86_TUNE_DOUBLE_PUSH]
#define TARGET_INTEGER_DFMODE_MOVES \ #define TARGET_INTEGER_DFMODE_MOVES \
ix86_tune_features[X86_TUNE_INTEGER_DFMODE_MOVES] ix86_tune_features[X86_TUNE_INTEGER_DFMODE_MOVES]
#define TARGET_PARTIAL_REG_DEPENDENCY \ #define TARGET_PARTIAL_REG_DEPENDENCY \

233
gcc/config/i386/i386.md
View File

@ -1749,7 +1749,7 @@
[(set_attr "type" "push") [(set_attr "type" "push")
(set_attr "mode" "<MODE>")]) (set_attr "mode" "<MODE>")])
(define_insn "pop<mode>1" (define_insn "*pop<mode>1"
[(set (match_operand:P 0 "nonimmediate_operand" "=r*m") [(set (match_operand:P 0 "nonimmediate_operand" "=r*m")
(match_operand:P 1 "pop_operand" ">"))] (match_operand:P 1 "pop_operand" ">"))]
"" ""
@ -17025,202 +17025,131 @@
;; alternative when no register is available later. ;; alternative when no register is available later.
(define_peephole2 (define_peephole2
[(match_scratch:SI 0 "r") [(match_scratch:P 1 "r")
(parallel [(set (reg:SI SP_REG) (plus:SI (reg:SI SP_REG) (const_int -4))) (parallel [(set (reg:P SP_REG)
(plus:P (reg:P SP_REG)
(match_operand:P 0 "const_int_operand" "")))
(clobber (reg:CC FLAGS_REG)) (clobber (reg:CC FLAGS_REG))
(clobber (mem:BLK (scratch)))])] (clobber (mem:BLK (scratch)))])]
"optimize_insn_for_size_p () || !TARGET_SUB_ESP_4" "(TARGET_SINGLE_PUSH || optimize_insn_for_size_p ())
[(clobber (match_dup 0)) && INTVAL (operands[0]) == -GET_MODE_SIZE (Pmode)"
(parallel [(set (mem:SI (pre_dec:SI (reg:SI SP_REG))) (match_dup 0)) [(clobber (match_dup 1))
(parallel [(set (mem:P (pre_dec:P (reg:P SP_REG))) (match_dup 1))
(clobber (mem:BLK (scratch)))])]) (clobber (mem:BLK (scratch)))])])
(define_peephole2 (define_peephole2
[(match_scratch:SI 0 "r") [(match_scratch:P 1 "r")
(parallel [(set (reg:SI SP_REG) (plus:SI (reg:SI SP_REG) (const_int -8))) (parallel [(set (reg:P SP_REG)
(plus:P (reg:P SP_REG)
(match_operand:P 0 "const_int_operand" "")))
(clobber (reg:CC FLAGS_REG)) (clobber (reg:CC FLAGS_REG))
(clobber (mem:BLK (scratch)))])] (clobber (mem:BLK (scratch)))])]
"optimize_insn_for_size_p () || !TARGET_SUB_ESP_8" "(TARGET_DOUBLE_PUSH || optimize_insn_for_size_p ())
[(clobber (match_dup 0)) && INTVAL (operands[0]) == -2*GET_MODE_SIZE (Pmode)"
(set (mem:SI (pre_dec:SI (reg:SI SP_REG))) (match_dup 0)) [(clobber (match_dup 1))
(parallel [(set (mem:SI (pre_dec:SI (reg:SI SP_REG))) (match_dup 0)) (set (mem:P (pre_dec:P (reg:P SP_REG))) (match_dup 1))
(parallel [(set (mem:P (pre_dec:P (reg:P SP_REG))) (match_dup 1))
(clobber (mem:BLK (scratch)))])]) (clobber (mem:BLK (scratch)))])])
;; Convert esp subtractions to push. ;; Convert esp subtractions to push.
(define_peephole2 (define_peephole2
[(match_scratch:SI 0 "r") [(match_scratch:P 1 "r")
(parallel [(set (reg:SI SP_REG) (plus:SI (reg:SI SP_REG) (const_int -4))) (parallel [(set (reg:P SP_REG)
(plus:P (reg:P SP_REG)
(match_operand:P 0 "const_int_operand" "")))
(clobber (reg:CC FLAGS_REG))])] (clobber (reg:CC FLAGS_REG))])]
"optimize_insn_for_size_p () || !TARGET_SUB_ESP_4" "(TARGET_SINGLE_PUSH || optimize_insn_for_size_p ())
[(clobber (match_dup 0)) && INTVAL (operands[0]) == -GET_MODE_SIZE (Pmode)"
(set (mem:SI (pre_dec:SI (reg:SI SP_REG))) (match_dup 0))]) [(clobber (match_dup 1))
(set (mem:P (pre_dec:P (reg:P SP_REG))) (match_dup 1))])
(define_peephole2 (define_peephole2
[(match_scratch:SI 0 "r") [(match_scratch:P 1 "r")
(parallel [(set (reg:SI SP_REG) (plus:SI (reg:SI SP_REG) (const_int -8))) (parallel [(set (reg:P SP_REG)
(plus:P (reg:P SP_REG)
(match_operand:P 0 "const_int_operand" "")))
(clobber (reg:CC FLAGS_REG))])] (clobber (reg:CC FLAGS_REG))])]
"optimize_insn_for_size_p () || !TARGET_SUB_ESP_8" "(TARGET_DOUBLE_PUSH || optimize_insn_for_size_p ())
[(clobber (match_dup 0)) && INTVAL (operands[0]) == -2*GET_MODE_SIZE (Pmode)"
(set (mem:SI (pre_dec:SI (reg:SI SP_REG))) (match_dup 0)) [(clobber (match_dup 1))
(set (mem:SI (pre_dec:SI (reg:SI SP_REG))) (match_dup 0))]) (set (mem:P (pre_dec:P (reg:P SP_REG))) (match_dup 1))
(set (mem:P (pre_dec:P (reg:P SP_REG))) (match_dup 1))])
;; Convert epilogue deallocator to pop. ;; Convert epilogue deallocator to pop.
(define_peephole2 (define_peephole2
[(match_scratch:SI 0 "r") [(match_scratch:P 1 "r")
(parallel [(set (reg:SI SP_REG) (plus:SI (reg:SI SP_REG) (const_int 4))) (parallel [(set (reg:P SP_REG)
(plus:P (reg:P SP_REG)
(match_operand:P 0 "const_int_operand" "")))
(clobber (reg:CC FLAGS_REG)) (clobber (reg:CC FLAGS_REG))
(clobber (mem:BLK (scratch)))])] (clobber (mem:BLK (scratch)))])]
"optimize_insn_for_size_p () || !TARGET_ADD_ESP_4" "(TARGET_SINGLE_POP || optimize_insn_for_size_p ())
[(parallel [(set (match_dup 0) (mem:SI (post_inc:SI (reg:SI SP_REG)))) && INTVAL (operands[0]) == GET_MODE_SIZE (Pmode)"
[(parallel [(set (match_dup 1) (mem:P (post_inc:P (reg:P SP_REG))))
(clobber (mem:BLK (scratch)))])]) (clobber (mem:BLK (scratch)))])])
;; Two pops case is tricky, since pop causes dependency ;; Two pops case is tricky, since pop causes dependency
;; on destination register. We use two registers if available. ;; on destination register. We use two registers if available.
(define_peephole2 (define_peephole2
[(match_scratch:SI 0 "r") [(match_scratch:P 1 "r")
(match_scratch:SI 1 "r") (match_scratch:P 2 "r")
(parallel [(set (reg:SI SP_REG) (plus:SI (reg:SI SP_REG) (const_int 8))) (parallel [(set (reg:P SP_REG)
(plus:P (reg:P SP_REG)
(match_operand:P 0 "const_int_operand" "")))
(clobber (reg:CC FLAGS_REG)) (clobber (reg:CC FLAGS_REG))
(clobber (mem:BLK (scratch)))])] (clobber (mem:BLK (scratch)))])]
"optimize_insn_for_size_p () || !TARGET_ADD_ESP_8" "(TARGET_DOUBLE_POP || optimize_insn_for_size_p ())
[(parallel [(set (match_dup 0) (mem:SI (post_inc:SI (reg:SI SP_REG)))) && INTVAL (operands[0]) == 2*GET_MODE_SIZE (Pmode)"
[(parallel [(set (match_dup 1) (mem:P (post_inc:P (reg:P SP_REG))))
(clobber (mem:BLK (scratch)))]) (clobber (mem:BLK (scratch)))])
(set (match_dup 1) (mem:SI (post_inc:SI (reg:SI SP_REG))))]) (set (match_dup 2) (mem:P (post_inc:P (reg:P SP_REG))))])
(define_peephole2 (define_peephole2
[(match_scratch:SI 0 "r") [(match_scratch:P 1 "r")
(parallel [(set (reg:SI SP_REG) (plus:SI (reg:SI SP_REG) (const_int 8))) (parallel [(set (reg:P SP_REG)
(plus:P (reg:P SP_REG)
(match_operand:P 0 "const_int_operand" "")))
(clobber (reg:CC FLAGS_REG)) (clobber (reg:CC FLAGS_REG))
(clobber (mem:BLK (scratch)))])] (clobber (mem:BLK (scratch)))])]
"optimize_insn_for_size_p ()" "optimize_insn_for_size_p ()
[(parallel [(set (match_dup 0) (mem:SI (post_inc:SI (reg:SI SP_REG)))) && INTVAL (operands[0]) == 2*GET_MODE_SIZE (Pmode)"
[(parallel [(set (match_dup 1) (mem:P (post_inc:P (reg:P SP_REG))))
(clobber (mem:BLK (scratch)))]) (clobber (mem:BLK (scratch)))])
(set (match_dup 0) (mem:SI (post_inc:SI (reg:SI SP_REG))))]) (set (match_dup 1) (mem:P (post_inc:P (reg:P SP_REG))))])
;; Convert esp additions to pop. ;; Convert esp additions to pop.
(define_peephole2 (define_peephole2
[(match_scratch:SI 0 "r") [(match_scratch:P 1 "r")
(parallel [(set (reg:SI SP_REG) (plus:SI (reg:SI SP_REG) (const_int 4))) (parallel [(set (reg:P SP_REG)
(plus:P (reg:P SP_REG)
(match_operand:P 0 "const_int_operand" "")))
(clobber (reg:CC FLAGS_REG))])] (clobber (reg:CC FLAGS_REG))])]
"" "INTVAL (operands[0]) == GET_MODE_SIZE (Pmode)"
[(set (match_dup 0) (mem:SI (post_inc:SI (reg:SI SP_REG))))]) [(set (match_dup 1) (mem:P (post_inc:P (reg:P SP_REG))))])
;; Two pops case is tricky, since pop causes dependency ;; Two pops case is tricky, since pop causes dependency
;; on destination register. We use two registers if available. ;; on destination register. We use two registers if available.
(define_peephole2 (define_peephole2
[(match_scratch:SI 0 "r") [(match_scratch:P 1 "r")
(match_scratch:SI 1 "r") (match_scratch:P 2 "r")
(parallel [(set (reg:SI SP_REG) (plus:SI (reg:SI SP_REG) (const_int 8))) (parallel [(set (reg:P SP_REG)
(plus:P (reg:P SP_REG)
(match_operand:P 0 "const_int_operand" "")))
(clobber (reg:CC FLAGS_REG))])] (clobber (reg:CC FLAGS_REG))])]
"" "INTVAL (operands[0]) == 2*GET_MODE_SIZE (Pmode)"
[(set (match_dup 0) (mem:SI (post_inc:SI (reg:SI SP_REG)))) [(set (match_dup 1) (mem:P (post_inc:P (reg:P SP_REG))))
(set (match_dup 1) (mem:SI (post_inc:SI (reg:SI SP_REG))))]) (set (match_dup 2) (mem:P (post_inc:P (reg:P SP_REG))))])
(define_peephole2 (define_peephole2
[(match_scratch:SI 0 "r") [(match_scratch:P 1 "r")
(parallel [(set (reg:SI SP_REG) (plus:SI (reg:SI SP_REG) (const_int 8))) (parallel [(set (reg:P SP_REG)
(plus:P (reg:P SP_REG)
(match_operand:P 0 "const_int_operand" "")))
(clobber (reg:CC FLAGS_REG))])] (clobber (reg:CC FLAGS_REG))])]
"optimize_insn_for_size_p ()" "optimize_insn_for_size_p ()
[(set (match_dup 0) (mem:SI (post_inc:SI (reg:SI SP_REG)))) && INTVAL (operands[0]) == 2*GET_MODE_SIZE (Pmode)"
(set (match_dup 0) (mem:SI (post_inc:SI (reg:SI SP_REG))))]) [(set (match_dup 1) (mem:P (post_inc:P (reg:P SP_REG))))
(set (match_dup 1) (mem:P (post_inc:P (reg:P SP_REG))))])
(define_peephole2
[(match_scratch:DI 0 "r")
(parallel [(set (reg:DI SP_REG) (plus:DI (reg:DI SP_REG) (const_int -8)))
(clobber (reg:CC FLAGS_REG))
(clobber (mem:BLK (scratch)))])]
"optimize_insn_for_size_p () || !TARGET_SUB_ESP_4"
[(clobber (match_dup 0))
(parallel [(set (mem:DI (pre_dec:DI (reg:DI SP_REG))) (match_dup 0))
(clobber (mem:BLK (scratch)))])])
(define_peephole2
[(match_scratch:DI 0 "r")
(parallel [(set (reg:DI SP_REG) (plus:DI (reg:DI SP_REG) (const_int -16)))
(clobber (reg:CC FLAGS_REG))
(clobber (mem:BLK (scratch)))])]
"optimize_insn_for_size_p () || !TARGET_SUB_ESP_8"
[(clobber (match_dup 0))
(set (mem:DI (pre_dec:DI (reg:DI SP_REG))) (match_dup 0))
(parallel [(set (mem:DI (pre_dec:DI (reg:DI SP_REG))) (match_dup 0))
(clobber (mem:BLK (scratch)))])])
;; Convert esp subtractions to push.
(define_peephole2
[(match_scratch:DI 0 "r")
(parallel [(set (reg:DI SP_REG) (plus:DI (reg:DI SP_REG) (const_int -8)))
(clobber (reg:CC FLAGS_REG))])]
"optimize_insn_for_size_p () || !TARGET_SUB_ESP_4"
[(clobber (match_dup 0))
(set (mem:DI (pre_dec:DI (reg:DI SP_REG))) (match_dup 0))])
(define_peephole2
[(match_scratch:DI 0 "r")
(parallel [(set (reg:DI SP_REG) (plus:DI (reg:DI SP_REG) (const_int -16)))
(clobber (reg:CC FLAGS_REG))])]
"optimize_insn_for_size_p () || !TARGET_SUB_ESP_8"
[(clobber (match_dup 0))
(set (mem:DI (pre_dec:DI (reg:DI SP_REG))) (match_dup 0))
(set (mem:DI (pre_dec:DI (reg:DI SP_REG))) (match_dup 0))])
;; Convert epilogue deallocator to pop.
(define_peephole2
[(match_scratch:DI 0 "r")
(parallel [(set (reg:DI SP_REG) (plus:DI (reg:DI SP_REG) (const_int 8)))
(clobber (reg:CC FLAGS_REG))
(clobber (mem:BLK (scratch)))])]
"optimize_insn_for_size_p () || !TARGET_ADD_ESP_4"
[(parallel [(set (match_dup 0) (mem:DI (post_inc:DI (reg:DI SP_REG))))
(clobber (mem:BLK (scratch)))])])
;; Two pops case is tricky, since pop causes dependency
;; on destination register. We use two registers if available.
(define_peephole2
[(match_scratch:DI 0 "r")
(match_scratch:DI 1 "r")
(parallel [(set (reg:DI SP_REG) (plus:DI (reg:DI SP_REG) (const_int 16)))
(clobber (reg:CC FLAGS_REG))
(clobber (mem:BLK (scratch)))])]
"optimize_insn_for_size_p () || !TARGET_ADD_ESP_8"
[(parallel [(set (match_dup 0) (mem:DI (post_inc:DI (reg:DI SP_REG))))
(clobber (mem:BLK (scratch)))])
(set (match_dup 1) (mem:DI (post_inc:DI (reg:DI SP_REG))))])
(define_peephole2
[(match_scratch:DI 0 "r")
(parallel [(set (reg:DI SP_REG) (plus:DI (reg:DI SP_REG) (const_int 16)))
(clobber (reg:CC FLAGS_REG))
(clobber (mem:BLK (scratch)))])]
"optimize_insn_for_size_p ()"
[(parallel [(set (match_dup 0) (mem:DI (post_inc:DI (reg:DI SP_REG))))
(clobber (mem:BLK (scratch)))])
(set (match_dup 0) (mem:DI (post_inc:DI (reg:DI SP_REG))))])
;; Convert esp additions to pop.
(define_peephole2
[(match_scratch:DI 0 "r")
(parallel [(set (reg:DI SP_REG) (plus:DI (reg:DI SP_REG) (const_int 8)))
(clobber (reg:CC FLAGS_REG))])]
""
[(set (match_dup 0) (mem:DI (post_inc:DI (reg:DI SP_REG))))])
;; Two pops case is tricky, since pop causes dependency
;; on destination register. We use two registers if available.
(define_peephole2
[(match_scratch:DI 0 "r")
(match_scratch:DI 1 "r")
(parallel [(set (reg:DI SP_REG) (plus:DI (reg:DI SP_REG) (const_int 16)))
(clobber (reg:CC FLAGS_REG))])]
""
[(set (match_dup 0) (mem:DI (post_inc:DI (reg:DI SP_REG))))
(set (match_dup 1) (mem:DI (post_inc:DI (reg:DI SP_REG))))])
(define_peephole2
[(match_scratch:DI 0 "r")
(parallel [(set (reg:DI SP_REG) (plus:DI (reg:DI SP_REG) (const_int 16)))
(clobber (reg:CC FLAGS_REG))])]
"optimize_insn_for_size_p ()"
[(set (match_dup 0) (mem:DI (post_inc:DI (reg:DI SP_REG))))
(set (match_dup 0) (mem:DI (post_inc:DI (reg:DI SP_REG))))])
;; Convert compares with 1 to shorter inc/dec operations when CF is not ;; Convert compares with 1 to shorter inc/dec operations when CF is not
;; required and register dies. Similarly for 128 to -128. ;; required and register dies. Similarly for 128 to -128.