mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/herbert/cryptodev-2.6.git
synced 2026-05-02 10:07:26 -04:00
drm/v3d: Fix and extend MMU error handling.
We were setting the wrong flags to enable PTI errors, so we were seeing reads to invalid PTEs show up as write errors. Also, we weren't turning on the interrupts. The AXI IDs we were dumping included the outstanding write number and so they looked basically random. And the VIO_ADDR decoding was based on the MMU VA_WIDTH for the first platform I worked on and was wrong on others. In short, this was a thorough mess from early HW enabling. Tested on V3D 4.1 and 4.2 with intentional L2T, CLE, PTB, and TLB faults. Signed-off-by: Eric Anholt <eric@anholt.net> Link: https://patchwork.freedesktop.org/patch/msgid/20190419001014.23579-4-eric@anholt.net Reviewed-by: Paul Kocialkowski <paul.kocialkowski@bootlin.com>
This commit is contained in:
@@ -152,7 +152,8 @@
|
||||
# define V3D_MMU_CTL_PT_INVALID_ABORT BIT(19)
|
||||
# define V3D_MMU_CTL_PT_INVALID_INT BIT(18)
|
||||
# define V3D_MMU_CTL_PT_INVALID_EXCEPTION BIT(17)
|
||||
# define V3D_MMU_CTL_WRITE_VIOLATION BIT(16)
|
||||
# define V3D_MMU_CTL_PT_INVALID_ENABLE BIT(16)
|
||||
# define V3D_MMU_CTL_WRITE_VIOLATION BIT(12)
|
||||
# define V3D_MMU_CTL_WRITE_VIOLATION_ABORT BIT(11)
|
||||
# define V3D_MMU_CTL_WRITE_VIOLATION_INT BIT(10)
|
||||
# define V3D_MMU_CTL_WRITE_VIOLATION_EXCEPTION BIT(9)
|
||||
|
||||
Reference in New Issue
Block a user