mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/herbert/cryptodev-2.6.git
synced 2026-04-23 05:56:14 -04:00
drm/amd/display: align DCLK to voltage level
in past program SMU will use all voltage headroom. RV does not if DAL need higher voltage for DCFCLK or DISPCLK, also increase FCLK to improve stutter as voltage is already Signed-off-by: Tony Cheng <tony.cheng@amd.com> Reviewed-by: Charlene Liu <Charlene.Liu@amd.com> Acked-by: Harry Wentland <Harry.Wentland@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
@@ -1049,6 +1049,10 @@ bool dcn_validate_bandwidth(
|
||||
else
|
||||
bw_consumed = v->fabric_and_dram_bandwidth_vmax0p9;
|
||||
|
||||
if (bw_consumed < v->fabric_and_dram_bandwidth)
|
||||
if (dc->debug.voltage_align_fclk)
|
||||
bw_consumed = v->fabric_and_dram_bandwidth;
|
||||
|
||||
display_pipe_configuration(v);
|
||||
calc_wm_sets_and_perf_params(context, v);
|
||||
context->bw.dcn.calc_clk.fclk_khz = (int)(bw_consumed * 1000000 /
|
||||
|
||||
Reference in New Issue
Block a user