mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/herbert/cryptodev-2.6.git
synced 2026-04-18 03:23:53 -04:00
7c3321f3d2
Document the QMP UFS PHY compatible for Qualcomm Kaanapali to support physical layer functionality for UFS found on the SoC. Use fallback to indicate the compatibility of the QMP UFS PHY on the Kaanapali with that on the SM8750. Signed-off-by: Jingyi Wang <jingyi.wang@oss.qualcomm.com> Acked-by: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com> Signed-off-by: Martin K. Petersen <martin.petersen@oracle.com>
188 lines
4.3 KiB
YAML
188 lines
4.3 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/phy/qcom,sc8280xp-qmp-ufs-phy.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Qualcomm QMP PHY controller (UFS, SC8280XP)
|
|
|
|
maintainers:
|
|
- Vinod Koul <vkoul@kernel.org>
|
|
|
|
description:
|
|
The QMP PHY controller supports physical layer functionality for a number of
|
|
controllers on Qualcomm chipsets, such as, PCIe, UFS, and USB.
|
|
|
|
properties:
|
|
compatible:
|
|
oneOf:
|
|
- items:
|
|
- enum:
|
|
- qcom,qcs615-qmp-ufs-phy
|
|
- const: qcom,sm6115-qmp-ufs-phy
|
|
- items:
|
|
- enum:
|
|
- qcom,qcs8300-qmp-ufs-phy
|
|
- const: qcom,sa8775p-qmp-ufs-phy
|
|
- items:
|
|
- enum:
|
|
- qcom,kaanapali-qmp-ufs-phy
|
|
- const: qcom,sm8750-qmp-ufs-phy
|
|
- enum:
|
|
- qcom,msm8996-qmp-ufs-phy
|
|
- qcom,msm8998-qmp-ufs-phy
|
|
- qcom,sa8775p-qmp-ufs-phy
|
|
- qcom,sc7180-qmp-ufs-phy
|
|
- qcom,sc7280-qmp-ufs-phy
|
|
- qcom,sc8180x-qmp-ufs-phy
|
|
- qcom,sc8280xp-qmp-ufs-phy
|
|
- qcom,sdm845-qmp-ufs-phy
|
|
- qcom,sm6115-qmp-ufs-phy
|
|
- qcom,sm6125-qmp-ufs-phy
|
|
- qcom,sm6350-qmp-ufs-phy
|
|
- qcom,sm7150-qmp-ufs-phy
|
|
- qcom,sm8150-qmp-ufs-phy
|
|
- qcom,sm8250-qmp-ufs-phy
|
|
- qcom,sm8350-qmp-ufs-phy
|
|
- qcom,sm8450-qmp-ufs-phy
|
|
- qcom,sm8475-qmp-ufs-phy
|
|
- qcom,sm8550-qmp-ufs-phy
|
|
- qcom,sm8650-qmp-ufs-phy
|
|
- qcom,sm8750-qmp-ufs-phy
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
clocks:
|
|
minItems: 2
|
|
maxItems: 3
|
|
|
|
clock-names:
|
|
minItems: 2
|
|
maxItems: 3
|
|
|
|
power-domains:
|
|
maxItems: 1
|
|
|
|
resets:
|
|
maxItems: 1
|
|
|
|
reset-names:
|
|
items:
|
|
- const: ufsphy
|
|
|
|
vdda-phy-supply: true
|
|
|
|
vdda-pll-supply: true
|
|
|
|
"#clock-cells":
|
|
const: 1
|
|
|
|
"#phy-cells":
|
|
const: 0
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- clocks
|
|
- clock-names
|
|
- resets
|
|
- reset-names
|
|
- vdda-phy-supply
|
|
- vdda-pll-supply
|
|
- "#phy-cells"
|
|
|
|
allOf:
|
|
- if:
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
enum:
|
|
- qcom,msm8998-qmp-ufs-phy
|
|
- qcom,sa8775p-qmp-ufs-phy
|
|
- qcom,sc7180-qmp-ufs-phy
|
|
- qcom,sc7280-qmp-ufs-phy
|
|
- qcom,sc8180x-qmp-ufs-phy
|
|
- qcom,sc8280xp-qmp-ufs-phy
|
|
- qcom,sdm845-qmp-ufs-phy
|
|
- qcom,sm6115-qmp-ufs-phy
|
|
- qcom,sm6125-qmp-ufs-phy
|
|
- qcom,sm6350-qmp-ufs-phy
|
|
- qcom,sm7150-qmp-ufs-phy
|
|
- qcom,sm8150-qmp-ufs-phy
|
|
- qcom,sm8250-qmp-ufs-phy
|
|
- qcom,sm8350-qmp-ufs-phy
|
|
- qcom,sm8450-qmp-ufs-phy
|
|
- qcom,sm8475-qmp-ufs-phy
|
|
- qcom,sm8550-qmp-ufs-phy
|
|
- qcom,sm8650-qmp-ufs-phy
|
|
- qcom,sm8750-qmp-ufs-phy
|
|
then:
|
|
properties:
|
|
clocks:
|
|
minItems: 3
|
|
maxItems: 3
|
|
clock-names:
|
|
items:
|
|
- const: ref
|
|
- const: ref_aux
|
|
- const: qref
|
|
|
|
- if:
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
enum:
|
|
- qcom,msm8996-qmp-ufs-phy
|
|
then:
|
|
properties:
|
|
clocks:
|
|
minItems: 2
|
|
maxItems: 2
|
|
clock-names:
|
|
items:
|
|
- const: ref
|
|
- const: qref
|
|
|
|
- if:
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
enum:
|
|
- qcom,msm8996-qmp-ufs-phy
|
|
- qcom,msm8998-qmp-ufs-phy
|
|
then:
|
|
properties:
|
|
power-domains:
|
|
false
|
|
else:
|
|
required:
|
|
- power-domains
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/clock/qcom,gcc-sc8280xp.h>
|
|
#include <dt-bindings/clock/qcom,rpmh.h>
|
|
|
|
ufs_mem_phy: phy@1d87000 {
|
|
compatible = "qcom,sc8280xp-qmp-ufs-phy";
|
|
reg = <0x01d87000 0x1000>;
|
|
|
|
clocks = <&rpmhcc RPMH_CXO_CLK>, <&gcc GCC_UFS_PHY_PHY_AUX_CLK>,
|
|
<&gcc GCC_UFS_REF_CLKREF_CLK>;
|
|
|
|
clock-names = "ref", "ref_aux", "qref";
|
|
|
|
power-domains = <&gcc UFS_PHY_GDSC>;
|
|
|
|
resets = <&ufs_mem_hc 0>;
|
|
reset-names = "ufsphy";
|
|
|
|
vdda-phy-supply = <&vreg_l6b>;
|
|
vdda-pll-supply = <&vreg_l3b>;
|
|
|
|
#phy-cells = <0>;
|
|
};
|