mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/herbert/cryptodev-2.6.git
synced 2026-04-27 11:58:32 -04:00
8ff48c82df
The display clock controller in SC8180x is reused from SM8150, so add the necessary compatible and wire up the driver to enable this. Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org> Link: https://lore.kernel.org/r/20210511041719.591969-1-bjorn.andersson@linaro.org Acked-by: Rob Herring <robh@kernel.org> Signed-off-by: Stephen Boyd <sboyd@kernel.org>
95 lines
2.3 KiB
YAML
95 lines
2.3 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/clock/qcom,dispcc-sm8x50.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Qualcomm Display Clock & Reset Controller Binding for SM8150/SM8250
|
|
|
|
maintainers:
|
|
- Jonathan Marek <jonathan@marek.ca>
|
|
|
|
description: |
|
|
Qualcomm display clock control module which supports the clocks, resets and
|
|
power domains on SM8150 and SM8250.
|
|
|
|
See also:
|
|
dt-bindings/clock/qcom,dispcc-sm8150.h
|
|
dt-bindings/clock/qcom,dispcc-sm8250.h
|
|
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- qcom,sc8180x-dispcc
|
|
- qcom,sm8150-dispcc
|
|
- qcom,sm8250-dispcc
|
|
|
|
clocks:
|
|
items:
|
|
- description: Board XO source
|
|
- description: Byte clock from DSI PHY0
|
|
- description: Pixel clock from DSI PHY0
|
|
- description: Byte clock from DSI PHY1
|
|
- description: Pixel clock from DSI PHY1
|
|
- description: Link clock from DP PHY
|
|
- description: VCO DIV clock from DP PHY
|
|
|
|
clock-names:
|
|
items:
|
|
- const: bi_tcxo
|
|
- const: dsi0_phy_pll_out_byteclk
|
|
- const: dsi0_phy_pll_out_dsiclk
|
|
- const: dsi1_phy_pll_out_byteclk
|
|
- const: dsi1_phy_pll_out_dsiclk
|
|
- const: dp_phy_pll_link_clk
|
|
- const: dp_phy_pll_vco_div_clk
|
|
|
|
'#clock-cells':
|
|
const: 1
|
|
|
|
'#reset-cells':
|
|
const: 1
|
|
|
|
'#power-domain-cells':
|
|
const: 1
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- clocks
|
|
- clock-names
|
|
- '#clock-cells'
|
|
- '#reset-cells'
|
|
- '#power-domain-cells'
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/clock/qcom,rpmh.h>
|
|
clock-controller@af00000 {
|
|
compatible = "qcom,sm8250-dispcc";
|
|
reg = <0x0af00000 0x10000>;
|
|
clocks = <&rpmhcc RPMH_CXO_CLK>,
|
|
<&dsi0_phy 0>,
|
|
<&dsi0_phy 1>,
|
|
<&dsi1_phy 0>,
|
|
<&dsi1_phy 1>,
|
|
<&dp_phy 0>,
|
|
<&dp_phy 1>;
|
|
clock-names = "bi_tcxo",
|
|
"dsi0_phy_pll_out_byteclk",
|
|
"dsi0_phy_pll_out_dsiclk",
|
|
"dsi1_phy_pll_out_byteclk",
|
|
"dsi1_phy_pll_out_dsiclk",
|
|
"dp_phy_pll_link_clk",
|
|
"dp_phy_pll_vco_div_clk";
|
|
#clock-cells = <1>;
|
|
#reset-cells = <1>;
|
|
#power-domain-cells = <1>;
|
|
};
|
|
...
|