mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/herbert/cryptodev-2.6.git
synced 2026-04-21 04:53:46 -04:00
e51b304811
struct dw_edma_region rg_region included virtual address, physical address and size information. But only the virtual address is used by EDMA driver. Change it to void __iomem *reg_base to clean up code. Link: https://lore.kernel.org/r/20220524152159.2370739-4-Frank.Li@nxp.com Tested-by: Serge Semin <fancer.lancer@gmail.com> Tested-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> Signed-off-by: Frank Li <Frank.Li@nxp.com> Signed-off-by: Bjorn Helgaas <bhelgaas@google.com> Reviewed-by: Serge Semin <fancer.lancer@gmail.com> Reviewed-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> Acked-By: Vinod Koul <vkoul@kernel.org>
93 lines
2.3 KiB
C
93 lines
2.3 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Copyright (c) 2018-2019 Synopsys, Inc. and/or its affiliates.
|
|
* Synopsys DesignWare eDMA core driver
|
|
*
|
|
* Author: Gustavo Pimentel <gustavo.pimentel@synopsys.com>
|
|
*/
|
|
|
|
#ifndef _DW_EDMA_H
|
|
#define _DW_EDMA_H
|
|
|
|
#include <linux/device.h>
|
|
#include <linux/dmaengine.h>
|
|
|
|
#define EDMA_MAX_WR_CH 8
|
|
#define EDMA_MAX_RD_CH 8
|
|
|
|
struct dw_edma;
|
|
|
|
struct dw_edma_region {
|
|
phys_addr_t paddr;
|
|
void __iomem *vaddr;
|
|
size_t sz;
|
|
};
|
|
|
|
struct dw_edma_core_ops {
|
|
int (*irq_vector)(struct device *dev, unsigned int nr);
|
|
};
|
|
|
|
enum dw_edma_map_format {
|
|
EDMA_MF_EDMA_LEGACY = 0x0,
|
|
EDMA_MF_EDMA_UNROLL = 0x1,
|
|
EDMA_MF_HDMA_COMPAT = 0x5
|
|
};
|
|
|
|
/**
|
|
* struct dw_edma_chip - representation of DesignWare eDMA controller hardware
|
|
* @dev: struct device of the eDMA controller
|
|
* @id: instance ID
|
|
* @nr_irqs: total number of DMA IRQs
|
|
* @ops DMA channel to IRQ number mapping
|
|
* @reg_base DMA register base address
|
|
* @wr_ch_cnt DMA write channel number
|
|
* @rd_ch_cnt DMA read channel number
|
|
* @rg_region DMA register region
|
|
* @ll_region_wr DMA descriptor link list memory for write channel
|
|
* @ll_region_rd DMA descriptor link list memory for read channel
|
|
* @dt_region_wr DMA data memory for write channel
|
|
* @dt_region_rd DMA data memory for read channel
|
|
* @mf DMA register map format
|
|
* @dw: struct dw_edma that is filled by dw_edma_probe()
|
|
*/
|
|
struct dw_edma_chip {
|
|
struct device *dev;
|
|
int id;
|
|
int nr_irqs;
|
|
const struct dw_edma_core_ops *ops;
|
|
|
|
void __iomem *reg_base;
|
|
|
|
u16 wr_ch_cnt;
|
|
u16 rd_ch_cnt;
|
|
/* link list address */
|
|
struct dw_edma_region ll_region_wr[EDMA_MAX_WR_CH];
|
|
struct dw_edma_region ll_region_rd[EDMA_MAX_RD_CH];
|
|
|
|
/* data region */
|
|
struct dw_edma_region dt_region_wr[EDMA_MAX_WR_CH];
|
|
struct dw_edma_region dt_region_rd[EDMA_MAX_RD_CH];
|
|
|
|
enum dw_edma_map_format mf;
|
|
|
|
struct dw_edma *dw;
|
|
};
|
|
|
|
/* Export to the platform drivers */
|
|
#if IS_ENABLED(CONFIG_DW_EDMA)
|
|
int dw_edma_probe(struct dw_edma_chip *chip);
|
|
int dw_edma_remove(struct dw_edma_chip *chip);
|
|
#else
|
|
static inline int dw_edma_probe(struct dw_edma_chip *chip)
|
|
{
|
|
return -ENODEV;
|
|
}
|
|
|
|
static inline int dw_edma_remove(struct dw_edma_chip *chip)
|
|
{
|
|
return 0;
|
|
}
|
|
#endif /* CONFIG_DW_EDMA */
|
|
|
|
#endif /* _DW_EDMA_H */
|