+2
−2
+0
−1
+0
−2
Loading
Modify the psw_idle waiting logic in entry[64].S to return with
interrupts disabled. This avoids potential issues with udelay
and interrupt loops as interrupts are not reenabled after
clock comparator interrupts.
Signed-off-by:
Martin Schwidefsky <schwidefsky@de.ibm.com>