Commit 07e3e172 authored by Shazad Hussain's avatar Shazad Hussain Committed by Bjorn Andersson
Browse files

arm64: dts: qcom: sa8775p: add the QUPv3 #0 and #3 node 



Add zeroth and third instance of the QUPv3 engine to the sa8775p.dtsi.

Signed-off-by: default avatarShazad Hussain <quic_shazhuss@quicinc.com>
Signed-off-by: default avatarBjorn Andersson <andersson@kernel.org>
Link: https://lore.kernel.org/r/20230526133122.16443-2-quic_shazhuss@quicinc.com
parent c77612a0

arch/arm64/boot/dts/qcom/sa8775p.dtsi

+26 −0
Original line number Diff line number Diff line
@@ -548,6 +548,19 @@ &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ALWAYS>, 
			};

		};



		qupv3_id_0: geniqup@9c0000 {

			compatible = "qcom,geni-se-qup";

			reg = <0x0 0x9c0000 0x0 0x6000>;

			#address-cells = <2>;

			#size-cells = <2>;

			ranges;

			clock-names = "m-ahb", "s-ahb";

			clocks = <&gcc GCC_QUPV3_WRAP_0_M_AHB_CLK>,

				<&gcc GCC_QUPV3_WRAP_0_S_AHB_CLK>;

			iommus = <&apps_smmu 0x403 0x0>;

			status = "disabled";

		};



		qupv3_id_1: geniqup@ac0000 {

			compatible = "qcom,geni-se-qup";

			reg = <0x0 0x00ac0000 0x0 0x6000>;
@@ -592,6 +605,19 @@ &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>, 
			};

		};



		qupv3_id_3: geniqup@bc0000 {

			compatible = "qcom,geni-se-qup";

			reg = <0x0 0xbc0000 0x0 0x6000>;

			#address-cells = <2>;

			#size-cells = <2>;

			ranges;

			clock-names = "m-ahb", "s-ahb";

			clocks = <&gcc GCC_QUPV3_WRAP_3_M_AHB_CLK>,

				<&gcc GCC_QUPV3_WRAP_3_S_AHB_CLK>;

			iommus = <&apps_smmu 0x43 0x0>;

			status = "disabled";

		};



		ufs_mem_hc: ufs@1d84000 {

			compatible = "qcom,sa8775p-ufshc", "qcom,ufshc", "jedec,ufs-2.0";

			reg = <0x0 0x01d84000 0x0 0x3000>;