Commit 0d8db251 authored by Konrad Dybcio's avatar Konrad Dybcio Committed by Vinod Koul
Browse files

phy: qcom: qmp-pcie: Add X1P42100 Gen4x4 PHY 



Add a new, common configuration for Gen4x4 V6 PHYs without an init
sequence.

The bootloader configures the hardware once and the OS retains that
configuration by using the NOCSR reset line (which doesn't drop
register state on assert) in place of the "full reset" one.

Use this new configuration for X1P42100's Gen4x4 PHY.

Acked-by: default avatarDmitry Baryshkov <dmitry.baryshkov@linaro.org>
Tested-by: default avatarJens Glathe <jens.glathe@oldschoolsolutions.biz>
Signed-off-by: default avatarKonrad Dybcio <konrad.dybcio@oss.qualcomm.com>
Link: https://lore.kernel.org/r/20250203-topic-x1p4_dts-v2-3-72cd4cdc767b@oss.qualcomm.com


Signed-off-by: default avatarVinod Koul <vkoul@kernel.org>
parent f67f8c61

drivers/phy/qualcomm/phy-qcom-qmp-pcie.c

+18 −0
Original line number Diff line number Diff line
@@ -4156,6 +4156,21 @@ static const struct qmp_phy_cfg x1e80100_qmp_gen4x8_pciephy_cfg = { 
	.has_nocsr_reset	= true,

};



static const struct qmp_phy_cfg qmp_v6_gen4x4_pciephy_cfg = {

	.lanes = 4,



	.offsets                = &qmp_pcie_offsets_v6_20,



	.reset_list             = sdm845_pciephy_reset_l,

	.num_resets             = ARRAY_SIZE(sdm845_pciephy_reset_l),

	.vreg_list              = qmp_phy_vreg_l,

	.num_vregs              = ARRAY_SIZE(qmp_phy_vreg_l),

	.regs                   = pciephy_v6_regs_layout,



	.pwrdn_ctrl             = SW_PWRDN | REFCLK_DRV_DSBL,

	.phy_status             = PHYSTATUS_4_20,

};



static void qmp_pcie_init_port_b(struct qmp_pcie *qmp, const struct qmp_phy_cfg_tbls *tbls)

{

	const struct qmp_phy_cfg *cfg = qmp->cfg;
@@ -4960,6 +4975,9 @@ static const struct of_device_id qmp_pcie_of_match_table[] = { 
	}, {

		.compatible = "qcom,x1e80100-qmp-gen4x8-pcie-phy",

		.data = &x1e80100_qmp_gen4x8_pciephy_cfg,

	}, {

		.compatible = "qcom,x1p42100-qmp-gen4x4-pcie-phy",

		.data = &qmp_v6_gen4x4_pciephy_cfg,

	},

	{ },

};