+18
−12
+18
−18
Loading
Reorder the ORC register values so their ordering matches the x86 instruction set register encodings. No functional change intended. Suggested-by:Peter Zijlstra <peterz@infradead.org> Signed-off-by:
Josh Poimboeuf <jpoimboe@kernel.org> Signed-off-by:
Peter Zijlstra (Intel) <peterz@infradead.org>