+3
−5
+2
−6
+3
−10
+2
−37
+6
−12
Loading
We really cannot even get into this as we can't have
a BSS with a 5/10 MHz (scan) width, and therefore all
the code handling shifted rates cannot happen. Remove
it all, since it's broken anyway, at least with MLO.
Signed-off-by:
Johannes Berg <johannes.berg@intel.com>