Commit 2a3831cd authored by Ankit Nautiyal's avatar Ankit Nautiyal
Browse files

drm/i915/dsb: s/intel_dsb_wait_vblank_delay/intel_dsb_wait_for_delayed_vblank



The helper intel_dsb_wait_vblank_delay() is used in DSB to wait for the
delayed vblank after the send push operation. Rename it to
intel_dsb_wait_for_delayed_vblank() to align with the semantics.

v2: Rename to intel_dsb_wait_vblank_delay instead of the proposed SCL
semantics, as this will be ot only about SCL lines with different timing
generator and different refresh rate modes. (Ville)

Signed-off-by: default avatarAnkit Nautiyal <ankit.k.nautiyal@intel.com>
Reviewed-by: default avatarVille Syrjälä <ville.syrjala@linux.intel.com>
Link: https://lore.kernel.org/r/20250924141542.3122126-6-ankit.k.nautiyal@intel.com
parent b811a763
Loading
Loading
Loading
Loading
+1 −1
Original line number Diff line number Diff line
@@ -2013,7 +2013,7 @@ void intel_color_prepare_commit(struct intel_atomic_state *state,

	if (crtc_state->use_dsb && intel_color_uses_chained_dsb(crtc_state)) {
		intel_vrr_send_push(crtc_state->dsb_color, crtc_state);
		intel_dsb_wait_vblank_delay(state, crtc_state->dsb_color);
		intel_dsb_wait_for_delayed_vblank(state, crtc_state->dsb_color);
		intel_vrr_check_push_sent(crtc_state->dsb_color, crtc_state);
		intel_dsb_interrupt(crtc_state->dsb_color);
	}
+1 −1
Original line number Diff line number Diff line
@@ -7271,7 +7271,7 @@ static void intel_atomic_dsb_finish(struct intel_atomic_state *state,
		intel_dsb_wait_vblanks(new_crtc_state->dsb_commit, 1);

		intel_vrr_send_push(new_crtc_state->dsb_commit, new_crtc_state);
		intel_dsb_wait_vblank_delay(state, new_crtc_state->dsb_commit);
		intel_dsb_wait_for_delayed_vblank(state, new_crtc_state->dsb_commit);
		intel_vrr_check_push_sent(new_crtc_state->dsb_commit,
					  new_crtc_state);
		intel_dsb_interrupt(new_crtc_state->dsb_commit);
+2 −2
Original line number Diff line number Diff line
@@ -815,7 +815,7 @@ void intel_dsb_chain(struct intel_atomic_state *state,
			 wait_for_vblank ? DSB_WAIT_FOR_VBLANK : 0);
}

void intel_dsb_wait_vblank_delay(struct intel_atomic_state *state,
void intel_dsb_wait_for_delayed_vblank(struct intel_atomic_state *state,
				       struct intel_dsb *dsb)
{
	struct intel_crtc *crtc = dsb->crtc;
+2 −2
Original line number Diff line number Diff line
@@ -48,7 +48,7 @@ void intel_dsb_nonpost_end(struct intel_dsb *dsb);
void intel_dsb_interrupt(struct intel_dsb *dsb);
void intel_dsb_wait_usec(struct intel_dsb *dsb, int count);
void intel_dsb_wait_vblanks(struct intel_dsb *dsb, int count);
void intel_dsb_wait_vblank_delay(struct intel_atomic_state *state,
void intel_dsb_wait_for_delayed_vblank(struct intel_atomic_state *state,
				       struct intel_dsb *dsb);
void intel_dsb_wait_scanline_in(struct intel_atomic_state *state,
				struct intel_dsb *dsb,