Commit 2e921e1d authored by Ankit Nautiyal's avatar Ankit Nautiyal
Browse files

drm/i915/display: Enable MSA Ignore Timing PAR only when in not fixed_rr mode 



MSA Ignore Timing PAR enable is set in the DP sink when we enable variable
refresh rate.

Currently for link training we depend on flipline to decide whether we
want to ignore the msa timings. With fixed refresh rate we will still
fill the flipline in all cases whether panel supports VRR or not.

Change the condition for link training to ignore the msa timings if
vrr.in_range.

v2: Add more documentation and a #TODO for readout of vrr.in_range.
(Ville)

Signed-off-by: default avatarAnkit Nautiyal <ankit.k.nautiyal@intel.com>
Reviewed-by: default avatarVille Syrjälä <ville.syrjala@linux.intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20250311093751.1329043-9-ankit.k.nautiyal@intel.com
parent bef1e60c

drivers/gpu/drm/i915/display/intel_dp_link_training.c

+14 −1
Original line number Diff line number Diff line
@@ -727,8 +727,21 @@ void intel_dp_link_training_set_mode(struct intel_dp *intel_dp, int link_rate, b 
static void intel_dp_update_downspread_ctrl(struct intel_dp *intel_dp,

					    const struct intel_crtc_state *crtc_state)

{

	 /*

	  * Currently, we set the MSA ignore bit based on vrr.in_range.

	  * We can't really read that out during driver load since we don't have

	  * the connector information read in yet. So if we do end up doing a

	  * modeset during initial_commit() we'll clear the MSA ignore bit.

	  * GOP likely wouldn't have set this bit so after the initial commit,

	  * if there are no modesets and we enable VRR mode seamlessly

	  * (without a full modeset), the MSA ignore bit might never get set.

	  *

	  * #TODO: Implement readout of vrr.in_range.

	  * We need fastset support for setting the MSA ignore bit in DPCD,

	  * especially on the first real commit when clearing the inherited flag.

	  */

	intel_dp_link_training_set_mode(intel_dp,

					crtc_state->port_clock, crtc_state->vrr.flipline);

					crtc_state->port_clock, crtc_state->vrr.in_range);

}



void intel_dp_link_training_set_bw(struct intel_dp *intel_dp,