Commit 37882314 authored by Jonathan Cameron's avatar Jonathan Cameron
Browse files

iio: resolver: ad2s1200: Fix alignment for DMA safety 



____cacheline_aligned is an insufficient guarantee for non-coherent DMA
on platforms with 128 byte cachelines above L1.  Switch to the updated
IIO_DMA_MINALIGN definition.

Fixes tag is probably not where the issue was first introduced, but
is likely to be as far as anyone considers backporting this fix.

Fixes: 0bd3d338 ("staging: iio: ad2s1200: Improve readability with be16_to_cpup")
Signed-off-by: default avatarJonathan Cameron <Jonathan.Cameron@huawei.com>
Acked-by: default avatarNuno Sá <nuno.sa@analog.com>
Link: https://lore.kernel.org/r/20220508175712.647246-89-jic23@kernel.org
parent e558a79b

drivers/iio/resolver/ad2s1200.c

+1 −1
Original line number Diff line number Diff line
@@ -41,7 +41,7 @@ struct ad2s1200_state { 
	struct spi_device *sdev;

	struct gpio_desc *sample;

	struct gpio_desc *rdvel;

	__be16 rx ____cacheline_aligned;

	__be16 rx __aligned(IIO_DMA_MINALIGN);

};



static int ad2s1200_read_raw(struct iio_dev *indio_dev,