Unverified Commit 3849ceec authored by Rob Herring (Arm)'s avatar Rob Herring (Arm) Committed by Stephen Boyd
Browse files

dt-bindings: clock: Convert qca,ath79-pll to DT schema 



Signed-off-by: default avatarRob Herring (Arm) <robh@kernel.org>
Link: https://lore.kernel.org/r/20250630232625.3700213-1-robh@kernel.org


Signed-off-by: default avatarStephen Boyd <sboyd@kernel.org>
parent 71b80a33

Documentation/devicetree/bindings/clock/qca,ath79-pll.txt

deleted100644 → 0
+0 −33
Original line number Diff line number Diff line 
Binding for Qualcomm Atheros AR7xxx/AR9XXX PLL controller



The PPL controller provides the 3 main clocks of the SoC: CPU, DDR and AHB.



Required Properties:

- compatible: has to be "qca,<soctype>-pll" and one of the following

  fallbacks:

  - "qca,ar7100-pll"

  - "qca,ar7240-pll"

  - "qca,ar9130-pll"

  - "qca,ar9330-pll"

  - "qca,ar9340-pll"

  - "qca,qca9550-pll"

- reg: Base address and size of the controllers memory area

- clock-names: Name of the input clock, has to be "ref"

- clocks: phandle of the external reference clock

- #clock-cells: has to be one



Optional properties:

- clock-output-names: should be "cpu", "ddr", "ahb"



Example:



	pll-controller@18050000 {

		compatible = "qca,ar9132-pll", "qca,ar9130-pll";

		reg = <0x18050000 0x20>;



		clock-names = "ref";

		clocks = <&extosc>;



		#clock-cells = <1>;

		clock-output-names = "cpu", "ddr", "ahb";

	};

Documentation/devicetree/bindings/clock/qca,ath79-pll.yaml

0 → 100644
+70 −0
Original line number Diff line number Diff line 
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)

%YAML 1.2

---

$id: http://devicetree.org/schemas/clock/qca,ath79-pll.yaml#

$schema: http://devicetree.org/meta-schemas/core.yaml#



title: Qualcomm Atheros ATH79 PLL controller



maintainers:

  - Alban Bedel <albeu@free.fr>

  - Antony Pavlov <antonynpavlov@gmail.com>



description: >

  The PLL controller provides the 3 main clocks of the SoC: CPU, DDR and AHB.



properties:

  compatible:

    oneOf:

      - items:

          - const: qca,ar9132-pll

          - const: qca,ar9130-pll

      - items:

          - enum:

              - qca,ar7100-pll

              - qca,ar7240-pll

              - qca,ar9130-pll

              - qca,ar9330-pll

              - qca,ar9340-pll

              - qca,qca9530-pll

              - qca,qca9550-pll

              - qca,qca9560-pll



  reg:

    maxItems: 1



  clock-names:

    items:

      - const: ref



  clocks:

    maxItems: 1



  '#clock-cells':

    const: 1



  clock-output-names:

    items:

      - const: cpu

      - const: ddr

      - const: ahb



required:

  - compatible

  - reg

  - clock-names

  - clocks

  - '#clock-cells'



additionalProperties: false



examples:

  - |

    clock-controller@18050000 {

        compatible = "qca,ar9132-pll", "qca,ar9130-pll";

        reg = <0x18050000 0x20>;

        clock-names = "ref";

        clocks = <&extosc>;

        #clock-cells = <1>;

        clock-output-names = "cpu", "ddr", "ahb";

    };