Commit 38e7f909 authored by Siddharth Vadapalli's avatar Siddharth Vadapalli Committed by Vignesh Raghavendra
Browse files

arm64: dts: ti: k3-j784s4-j742s2-main-common: Fix serdes_ln_ctrl reg-masks 



Commit under Fixes added the 'idle-states' property for SERDES4 lane muxes
without defining the corresponding register offsets and masks for it in the
'mux-reg-masks' property within the 'serdes_ln_ctrl' node.

Fix this.

Fixes: 7287d423 ("arm64: dts: ti: k3-j784s4-main: Add system controller and SERDES lane mux")
Cc: stable@vger.kernel.org
Signed-off-by: default avatarSiddharth Vadapalli <s-vadapalli@ti.com>
Link: https://lore.kernel.org/r/20250228053850.506028-1-s-vadapalli@ti.com


Signed-off-by: default avatarVignesh Raghavendra <vigneshr@ti.com>
parent 6a02c9aa

arch/arm64/boot/dts/ti/k3-j784s4-j742s2-main-common.dtsi

+3 −1
Original line number Diff line number Diff line
@@ -84,7 +84,9 @@ serdes_ln_ctrl: mux-controller@4080 { 
					<0x10 0x3>, <0x14 0x3>, /* SERDES1 lane0/1 select */

					<0x18 0x3>, <0x1c 0x3>, /* SERDES1 lane2/3 select */

					<0x20 0x3>, <0x24 0x3>, /* SERDES2 lane0/1 select */

					<0x28 0x3>, <0x2c 0x3>; /* SERDES2 lane2/3 select */

					<0x28 0x3>, <0x2c 0x3>, /* SERDES2 lane2/3 select */

					<0x40 0x3>, <0x44 0x3>, /* SERDES4 lane0/1 select */

					<0x48 0x3>, <0x4c 0x3>; /* SERDES4 lane2/3 select */

			idle-states = <J784S4_SERDES0_LANE0_PCIE1_LANE0>,

				      <J784S4_SERDES0_LANE1_PCIE1_LANE1>,

				      <J784S4_SERDES0_LANE2_IP3_UNUSED>,