Unverified Commit 3aac9f48 authored by Mark Brown's avatar Mark Brown
Browse files

soi: Don't call DMA sync API when not needed 

Merge series from Andy Shevchenko <andriy.shevchenko@linux.intel.com>:

A couple of fixes to avoid calling DMA sync API when it's not needed.
This doesn't stop from discussing if IOMMU code is doing the right thing,
i.e. dereferences SG list when orig_nents == 0, but this is a separate
story.
parents a827ad9b da560097

Documentation/devicetree/bindings/spi/airoha,en7581-snand.yaml

0 → 100644
+65 −0
Original line number Diff line number Diff line 
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)

%YAML 1.2

---

$id: http://devicetree.org/schemas/spi/airoha,en7581-snand.yaml#

$schema: http://devicetree.org/meta-schemas/core.yaml#



title: SPI-NAND flash controller for Airoha ARM SoCs



maintainers:

  - Lorenzo Bianconi <lorenzo@kernel.org>



allOf:

  - $ref: spi-controller.yaml#



properties:

  compatible:

    const: airoha,en7581-snand



  reg:

    items:

      - description: spi base address

      - description: nfi2spi base address



  clocks:

    maxItems: 1



  clock-names:

    items:

      - const: spi



required:

  - compatible

  - reg

  - clocks

  - clock-names



unevaluatedProperties: false



examples:

  - |

    #include <dt-bindings/clock/en7523-clk.h>



    soc {

      #address-cells = <2>;

      #size-cells = <2>;



      spi@1fa10000 {

        compatible = "airoha,en7581-snand";

        reg = <0x0 0x1fa10000 0x0 0x140>,

              <0x0 0x1fa11000 0x0 0x160>;



        clocks = <&scuclk EN7523_CLK_SPI>;

        clock-names = "spi";



        #address-cells = <1>;

        #size-cells = <0>;



        flash@0 {

          compatible = "spi-nand";

          reg = <0>;

          spi-tx-bus-width = <1>;

          spi-rx-bus-width = <2>;

        };

      };

    };

Documentation/devicetree/bindings/spi/cdns,qspi-nor.yaml

+4 −4
Original line number Diff line number Diff line
@@ -68,12 +68,13 @@ properties: 
      - items:

          - enum:

              - amd,pensando-elba-qspi

              - ti,k2g-qspi

              - ti,am654-ospi

              - intel,lgm-qspi

              - xlnx,versal-ospi-1.0

              - intel,socfpga-qspi

              - mobileye,eyeq5-ospi

              - starfive,jh7110-qspi

              - ti,am654-ospi

              - ti,k2g-qspi

              - xlnx,versal-ospi-1.0

          - const: cdns,qspi-nor

      - const: cdns,qspi-nor
@@ -145,7 +146,6 @@ required: 
  - reg

  - interrupts

  - clocks

  - cdns,fifo-depth

  - cdns,fifo-width

  - cdns,trigger-address

  - '#address-cells'

Documentation/devicetree/bindings/spi/marvell,armada-3700-spi.yaml

0 → 100644
+55 −0
Original line number Diff line number Diff line 
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)

%YAML 1.2

---

$id: http://devicetree.org/schemas/spi/marvell,armada-3700-spi.yaml#

$schema: http://devicetree.org/meta-schemas/core.yaml#



title: Marvell Armada 3700 SPI Controller



description:

  The SPI controller on Marvell Armada 3700 SoC.



maintainers:

  - Kousik Sanagavarapu <five231003@gmail.com>



allOf:

  - $ref: spi-controller.yaml#



properties:

  compatible:

    const: marvell,armada-3700-spi



  reg:

    maxItems: 1



  interrupts:

    maxItems: 1



  clocks:

    maxItems: 1



  num-cs:

    maxItems: 1



required:

  - compatible

  - reg

  - interrupts

  - clocks



unevaluatedProperties: false



examples:

  - |

    #include <dt-bindings/interrupt-controller/arm-gic.h>



    spi0: spi@10600 {

        compatible = "marvell,armada-3700-spi";

        #address-cells = <1>;

        #size-cells = <0>;

        reg = <0x10600 0x5d>;

        clocks = <&nb_perih_clk 7>;

        interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>;

        num-cs = <4>;

    };

...

Documentation/devicetree/bindings/spi/renesas,sh-msiof.yaml

+1 −0
Original line number Diff line number Diff line
@@ -54,6 +54,7 @@ properties: 
              - renesas,msiof-r8a779a0      # R-Car V3U

              - renesas,msiof-r8a779f0      # R-Car S4-8

              - renesas,msiof-r8a779g0      # R-Car V4H

              - renesas,msiof-r8a779h0      # R-Car V4M

          - const: renesas,rcar-gen4-msiof  # generic R-Car Gen4

                                            # compatible device

      - items:

Documentation/devicetree/bindings/spi/spi-armada-3700.txt

deleted100644 → 0
+0 −25
Original line number Diff line number Diff line 
* Marvell Armada 3700 SPI Controller



Required Properties:



- compatible: should be "marvell,armada-3700-spi"

- reg: physical base address of the controller and length of memory mapped

       region.

- interrupts: The interrupt number. The interrupt specifier format depends on

	      the interrupt controller and of its driver.

- clocks: Must contain the clock source, usually from the North Bridge clocks.

- num-cs: The number of chip selects that is supported by this SPI Controller

- #address-cells: should be 1.

- #size-cells: should be 0.



Example:



	spi0: spi@10600 {

		compatible = "marvell,armada-3700-spi";

		#address-cells = <1>;

		#size-cells = <0>;

		reg = <0x10600 0x5d>;

		clocks = <&nb_perih_clk 7>;

		interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>;

		num-cs = <4>;

	};