Commit 3bd7546f authored by Ingo Molnar's avatar Ingo Molnar
Browse files

x86/alternatives: Rename 'int3_desc' to 'int3_vec'



Signed-off-by: default avatarIngo Molnar <mingo@kernel.org>
Cc: Juergen Gross <jgross@suse.com>
Cc: "H . Peter Anvin" <hpa@zytor.com>
Cc: Linus Torvalds <torvalds@linux-foundation.org>
Cc: Peter Zijlstra <peterz@infradead.org>
Link: https://lore.kernel.org/r/20250411054105.2341982-21-mingo@kernel.org
parent a81d43c4
Loading
Loading
Loading
Loading
+6 −6
Original line number Diff line number Diff line
@@ -2473,7 +2473,7 @@ struct text_poke_int3_vec {

static DEFINE_PER_CPU(atomic_t, text_poke_array_refs);

static struct text_poke_int3_vec int3_desc;
static struct text_poke_int3_vec int3_vec;

static __always_inline
struct text_poke_int3_vec *try_get_desc(void)
@@ -2483,7 +2483,7 @@ struct text_poke_int3_vec *try_get_desc(void)
	if (!raw_atomic_inc_not_zero(refs))
		return NULL;

	return &int3_desc;
	return &int3_vec;
}

static __always_inline void put_desc(void)
@@ -2522,7 +2522,7 @@ noinstr int smp_text_poke_int3_handler(struct pt_regs *regs)

	/*
	 * Having observed our INT3 instruction, we now must observe
	 * int3_desc with non-zero refcount:
	 * int3_vec with non-zero refcount:
	 *
	 *	text_poke_array_refs = 1		INT3
	 *	WMB			RMB
@@ -2625,12 +2625,12 @@ static void smp_text_poke_batch_process(struct smp_text_poke_loc *tp, unsigned i

	lockdep_assert_held(&text_mutex);

	int3_desc.vec = tp;
	int3_desc.nr_entries = nr_entries;
	int3_vec.vec = tp;
	int3_vec.nr_entries = nr_entries;

	/*
	 * Corresponds to the implicit memory barrier in try_get_desc() to
	 * ensure reading a non-zero refcount provides up to date int3_desc data.
	 * ensure reading a non-zero refcount provides up to date int3_vec data.
	 */
	for_each_possible_cpu(i)
		atomic_set_release(per_cpu_ptr(&text_poke_array_refs, i), 1);