Commit 3dc73106 authored by Varshini Rajendran's avatar Varshini Rajendran Committed by Claudiu Beznea
Browse files

dt-bindings: clock: at91: Allow PLLs to be exported and referenced in DT



Allow PLLADIV2 and LVDSPLL to be referenced as a PMC_TYPE_CORE
clock from phandle in DT for sam9x7 SoC family.

Signed-off-by: default avatarVarshini Rajendran <varshini.rajendran@microchip.com>
Acked-by: default avatarRob Herring <robh@kernel.org>
Reviewed-by: default avatarClaudiu Beznea <claudiu.beznea@tuxon.dev>
Link: https://lore.kernel.org/r/20240729070803.1990916-1-varshini.rajendran@microchip.com


Signed-off-by: default avatarClaudiu Beznea <claudiu.beznea@tuxon.dev>
parent 5bf194ad
Loading
Loading
Loading
Loading
+4 −0
Original line number Diff line number Diff line
@@ -38,6 +38,10 @@
#define PMC_CPU			(PMC_MAIN + 9)
#define PMC_MCK1		(PMC_MAIN + 10)

/* SAM9X7 */
#define PMC_PLLADIV2		(PMC_MAIN + 11)
#define PMC_LVDSPLL		(PMC_MAIN + 12)

#ifndef AT91_PMC_MOSCS
#define AT91_PMC_MOSCS		0		/* MOSCS Flag */
#define AT91_PMC_LOCKA		1		/* PLLA Lock */