Commit 4edcfaf9 authored by Lorenzo Pieralisi's avatar Lorenzo Pieralisi Committed by Marc Zyngier
Browse files

arm64/sysreg: Add ICC_CR0_EL1



Add ICC_CR0_EL1 register description.

Signed-off-by: default avatarLorenzo Pieralisi <lpieralisi@kernel.org>
Reviewed-by: default avatarJonathan Cameron <Jonathan.Cameron@huawei.com>
Reviewed-by: default avatarMarc Zyngier <maz@kernel.org>
Cc: Will Deacon <will@kernel.org>
Cc: Catalin Marinas <catalin.marinas@arm.com>
Cc: Marc Zyngier <maz@kernel.org>
Acked-by: default avatarCatalin Marinas <catalin.marinas@arm.com>
Link: https://lore.kernel.org/r/20250703-gicv5-host-v7-9-12e71f1b3528@kernel.org


Signed-off-by: default avatarMarc Zyngier <maz@kernel.org>
parent 3037134b
Loading
Loading
Loading
Loading
+8 −0
Original line number Diff line number Diff line
@@ -3519,6 +3519,14 @@ Res0 14:12
Field	11:0	AFFINITY
EndSysreg

Sysreg	ICC_CR0_EL1	3	1	12	0	1
Res0	63:39
Field	38	PID
Field	37:32	IPPT
Res0	31:1
Field	0	EN
EndSysreg

Sysreg	CSSELR_EL1	3	2	0	0	0
Res0	63:5
Field	4	TnD