Commit 5d9e6bc8 authored by Inochi Amaoto's avatar Inochi Amaoto Committed by Chen Wang
Browse files

riscv: dts: sophgo: Use common "interrupt-parent" for all peripherals for sg2042



As all peripherals of sg2042 share the same "interrupt-parent",
there is no need to use peripherals specific "interrupt-parent".
Define "interrupt-parent" in the SoC level.

Reviewed-by: default avatarChen Wang <unicorn_wang@outlook.com>
Tested-by: default avatarChen Wang <unicorn_wang@outlook.com>
Link: https://lore.kernel.org/r/IA1PR20MB49531F6DFD2F116207C1397DBBB72@IA1PR20MB4953.namprd20.prod.outlook.com


Signed-off-by: default avatarInochi Amaoto <inochiama@outlook.com>
Signed-off-by: default avatarChen Wang <unicorn_wang@outlook.com>
parent 63c33528
Loading
Loading
Loading
Loading
+1 −1
Original line number Diff line number Diff line
@@ -44,6 +44,7 @@ soc: soc {
		compatible = "simple-bus";
		#address-cells = <2>;
		#size-cells = <2>;
		interrupt-parent = <&intc>;
		ranges;

		pllclk: clock-controller@70300100c0 {
@@ -388,7 +389,6 @@ rstgen: reset-controller@7030013000 {
		uart0: serial@7040000000 {
			compatible = "snps,dw-apb-uart";
			reg = <0x00000070 0x40000000 0x00000000 0x00001000>;
			interrupt-parent = <&intc>;
			interrupts = <112 IRQ_TYPE_LEVEL_HIGH>;
			clock-frequency = <500000000>;
			clocks = <&clkgen GATE_CLK_UART_500M>,