Commit 5fb2f673 authored by Cosmin Tanislav's avatar Cosmin Tanislav Committed by Geert Uytterhoeven
Browse files

clk: renesas: r9a09g077: Add SPI module clocks 



The Renesas RZ/T2H (R9A09G077) and RZ/N2H (R9A09G087) SoCs have four SPI
peripherals, each with their own clock divider, which divides PLL4 by
either 24, 25, 30 or 32, similar to the SCI peripheral.

The dividers feed into the usual module clocks.

Add them all.

Signed-off-by: default avatarCosmin Tanislav <cosmin-gabriel.tanislav.xa@renesas.com>
Reviewed-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
Link: https://patch.msgid.link/20251105104151.1489281-2-cosmin-gabriel.tanislav.xa@renesas.com


Signed-off-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
parent 7efa3a6d

drivers/clk/renesas/r9a09g077-cpg.c

+21 −1
Original line number Diff line number Diff line
@@ -46,8 +46,12 @@ 
#define DIVCA55C2	CONF_PACK(SCKCR2, 10, 1)

#define DIVCA55C3	CONF_PACK(SCKCR2, 11, 1)

#define DIVCA55S	CONF_PACK(SCKCR2, 12, 1)

#define DIVSPI3ASYNC	CONF_PACK(SCKCR2, 16, 2)

#define DIVSCI5ASYNC	CONF_PACK(SCKCR2, 18, 2)



#define DIVSPI0ASYNC	CONF_PACK(SCKCR3, 0, 2)

#define DIVSPI1ASYNC	CONF_PACK(SCKCR3, 2, 2)

#define DIVSPI2ASYNC	CONF_PACK(SCKCR3, 4, 2)

#define DIVSCI0ASYNC	CONF_PACK(SCKCR3, 6, 2)

#define DIVSCI1ASYNC	CONF_PACK(SCKCR3, 8, 2)

#define DIVSCI2ASYNC	CONF_PACK(SCKCR3, 10, 2)
@@ -56,7 +60,6 @@ 


#define SEL_PLL		CONF_PACK(SCKCR, 22, 1)





enum rzt2h_clk_types {

	CLK_TYPE_RZT2H_DIV = CLK_TYPE_CUSTOM,	/* Clock with divider */

	CLK_TYPE_RZT2H_MUX,			/* Clock with clock source selector */
@@ -94,6 +97,10 @@ enum clk_ids { 
	CLK_SCI3ASYNC,

	CLK_SCI4ASYNC,

	CLK_SCI5ASYNC,

	CLK_SPI0ASYNC,

	CLK_SPI1ASYNC,

	CLK_SPI2ASYNC,

	CLK_SPI3ASYNC,



	/* Module Clocks */

	MOD_CLK_BASE,
@@ -154,6 +161,15 @@ static const struct cpg_core_clk r9a09g077_core_clks[] __initconst = { 
	DEF_DIV(".sci5async", CLK_SCI5ASYNC, CLK_PLL4D1, DIVSCI5ASYNC,

		dtable_24_25_30_32),



	DEF_DIV(".spi0async", CLK_SPI0ASYNC, CLK_PLL4D1, DIVSPI0ASYNC,

		dtable_24_25_30_32),

	DEF_DIV(".spi1async", CLK_SPI1ASYNC, CLK_PLL4D1, DIVSPI1ASYNC,

		dtable_24_25_30_32),

	DEF_DIV(".spi2async", CLK_SPI2ASYNC, CLK_PLL4D1, DIVSPI2ASYNC,

		dtable_24_25_30_32),

	DEF_DIV(".spi3async", CLK_SPI3ASYNC, CLK_PLL4D1, DIVSPI3ASYNC,

		dtable_24_25_30_32),



	/* Core output clk */

	DEF_DIV("CA55C0", R9A09G077_CLK_CA55C0, CLK_SEL_CLK_PLL0, DIVCA55C0,

		dtable_1_2),
@@ -188,6 +204,9 @@ static const struct mssr_mod_clk r9a09g077_mod_clks[] __initconst = { 
	DEF_MOD("sci4fck", 12, CLK_SCI4ASYNC),

	DEF_MOD("iic0", 100, R9A09G077_CLK_PCLKL),

	DEF_MOD("iic1", 101, R9A09G077_CLK_PCLKL),

	DEF_MOD("spi0", 104, CLK_SPI0ASYNC),

	DEF_MOD("spi1", 105, CLK_SPI1ASYNC),

	DEF_MOD("spi2", 106, CLK_SPI2ASYNC),

	DEF_MOD("adc0", 206, R9A09G077_CLK_PCLKH),

	DEF_MOD("adc1", 207, R9A09G077_CLK_PCLKH),

	DEF_MOD("adc2", 225, R9A09G077_CLK_PCLKM),
@@ -200,6 +219,7 @@ static const struct mssr_mod_clk r9a09g077_mod_clks[] __initconst = { 
	DEF_MOD("gmac2", 417, R9A09G077_CLK_PCLKAM),

	DEF_MOD("sci5fck", 600, CLK_SCI5ASYNC),

	DEF_MOD("iic2", 601, R9A09G077_CLK_PCLKL),

	DEF_MOD("spi3", 602, CLK_SPI3ASYNC),

	DEF_MOD("sdhi0", 1212, R9A09G077_CLK_PCLKAM),

	DEF_MOD("sdhi1", 1213, R9A09G077_CLK_PCLKAM),

};