Commit 634e1fa7 authored by Alexander Dahl's avatar Alexander Dahl Committed by Claudiu Beznea
Browse files

ARM: dts: microchip: Unify rng node names



Using a generic name common over different platforms and matching the
recent atmel rng binding now.

Signed-off-by: default avatarAlexander Dahl <ada@thorsis.com>
Suggested-by: default avatarNicolas Ferre <nicolas.ferre@microchip.com>
Link: https://lore.kernel.org/r/20240917072710.125435-3-ada@thorsis.com


Signed-off-by: default avatarClaudiu Beznea <claudiu.beznea@tuxon.dev>
parent 251a66b2
Loading
Loading
Loading
Loading
+1 −1
Original line number Diff line number Diff line
@@ -753,7 +753,7 @@ macb0: ethernet@fffbc000 {
				status = "disabled";
			};

			trng: trng@fffcc000 {
			trng: rng@fffcc000 {
				compatible = "atmel,at91sam9g45-trng";
				reg = <0xfffcc000 0x100>;
				interrupts = <6 IRQ_TYPE_LEVEL_HIGH 0>;
+1 −1
Original line number Diff line number Diff line
@@ -489,7 +489,7 @@ sha: crypto@f002c000 {
				clock-names = "sha_clk";
			};

			trng: trng@f0030000 {
			trng: rng@f0030000 {
				compatible = "microchip,sam9x60-trng";
				reg = <0xf0030000 0x100>;
				interrupts = <38 IRQ_TYPE_LEVEL_HIGH 0>;
+1 −1
Original line number Diff line number Diff line
@@ -1019,7 +1019,7 @@ AT91_XDMAC_DT_PER_IF(1) |
				};
			};

			trng: trng@fc01c000 {
			trng: rng@fc01c000 {
				compatible = "atmel,at91sam9g45-trng";
				reg = <0xfc01c000 0x100>;
				interrupts = <47 IRQ_TYPE_LEVEL_HIGH 0>;
+1 −1
Original line number Diff line number Diff line
@@ -419,7 +419,7 @@ tdes: crypto@f803c000 {
				clock-names = "tdes_clk";
			};

			trng: trng@f8040000 {
			trng: rng@f8040000 {
				compatible = "atmel,at91sam9g45-trng";
				reg = <0xf8040000 0x100>;
				interrupts = <45 IRQ_TYPE_LEVEL_HIGH 0>;
+1 −1
Original line number Diff line number Diff line
@@ -658,7 +658,7 @@ macb1: ethernet@fc028000 {
				status = "disabled";
			};

			trng: trng@fc030000 {
			trng: rng@fc030000 {
				compatible = "atmel,at91sam9g45-trng";
				reg = <0xfc030000 0x100>;
				interrupts = <53 IRQ_TYPE_LEVEL_HIGH 0>;