Commit 67f386b2 authored by Akhila YS's avatar Akhila YS Committed by Claudiu Beznea
Browse files

dt-bindings: arm: microchip,sam9x60-pit64b : convert to DT schema 



Convert Atmel Periodic interval timer of 64bit (PIT64b) binding to YAML
format.
Changes during conversion:
- Add missing compatible "microchip,sama7g5-pit64b" along with a fallback
compatible "microchip,sam9x60-pit64b".

Acked-by: default avatarConor Dooley <conor.dooley@microchip.com>
Signed-off-by: default avatarAkhila YS <akhilayalmati@gmail.com>
Link: https://lore.kernel.org/r/20260227-arm-microchip-v4-3-7e2ae1c5b5d6@gmail.com


[claudiu.beznea: alphanumerically sort the enum entries]
Signed-off-by: default avatarClaudiu Beznea <claudiu.beznea@tuxon.dev>
parent 5f3acf8c

Documentation/devicetree/bindings/arm/atmel-sysregs.txt

+0 −8
Original line number Diff line number Diff line 
Atmel system registers



PIT64B Timer required properties:

- compatible: Should be "microchip,sam9x60-pit64b" or

			"microchip,sam9x7-pit64b", "microchip,sam9x60-pit64b"

			"microchip,sama7d65-pit64b", "microchip,sam9x60-pit64b"

- reg: Should contain registers location and length

- interrupts: Should contain interrupt for PIT64B timer

- clocks: Should contain the available clock sources for PIT64B timer.



System Timer (ST) required properties:

- compatible: Should be "atmel,at91rm9200-st", "syscon", "simple-mfd"

- reg: Should contain registers location and length

Documentation/devicetree/bindings/arm/microchip,sam9x60-pit64b.yaml

0 → 100644
+68 −0
Original line number Diff line number Diff line 
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)

%YAML 1.2

---

$id: http://devicetree.org/schemas/arm/microchip,sam9x60-pit64b.yaml#

$schema: http://devicetree.org/meta-schemas/core.yaml#



title: Microchip PIT64B 64-bit Periodic Interval Timer



maintainers:

  - Nicolas Ferre <nicolas.ferre@microchip.com>

  - Claudiu Beznea <claudiu.beznea@tuxon.dev>



description:

  The Microchip PIT64B is a 64-bit periodic interval timer used in

  several modern Microchip ARM SoCs including SAM9X60, SAM9X7 and

  SAMA7D65 families. It provides extended timing range, flexible

  clock selection and supports both periodic and one-shot interrupt

  generation modes.



properties:

  compatible:

    oneOf:

      - const: microchip,sam9x60-pit64b

      - items:

          - enum:

              - microchip,sam9x7-pit64b

              - microchip,sama7d65-pit64b

              - microchip,sama7g5-pit64b

          - const: microchip,sam9x60-pit64b



  reg:

    maxItems: 1



  interrupts:

    maxItems: 1



  clocks:

    minItems: 1

    maxItems: 2



  clock-names:

    minItems: 1

    maxItems: 2

    items:

      enum:

        - pclk

        - gclk



required:

  - compatible

  - reg

  - interrupts

  - clocks



unevaluatedProperties: false



examples:

  - |

    #include <dt-bindings/interrupt-controller/irq.h>

    #include <dt-bindings/clock/at91.h>

    timer@f0028000 {

        compatible = "microchip,sama7g5-pit64b", "microchip,sam9x60-pit64b";

        reg = <0xf0028000 0x100>;

        interrupts = <37 IRQ_TYPE_LEVEL_HIGH 7>;

        clocks = <&pmc PMC_TYPE_PERIPHERAL 37>, <&pmc PMC_TYPE_GCK 37>;

        clock-names = "pclk", "gclk";

    };

...