Commit 6d4a34fe authored by Ley Foon Tan's avatar Ley Foon Tan Committed by Jakub Kicinski
Browse files

net: stmmac: dwmac4: Fix MTL_OP_MODE_RTC mask and shift macros



RTC fields are located in bits [1:0]. Correct the _MASK and _SHIFT
macros to use the appropriate mask and shift.

Signed-off-by: default avatarLey Foon Tan <leyfoon.tan@starfivetech.com>
Reviewed-by: default avatarSimon Horman <horms@kernel.org>
Link: https://patch.msgid.link/20241107063637.2122726-2-leyfoon.tan@starfivetech.com


Signed-off-by: default avatarJakub Kicinski <kuba@kernel.org>
parent bc3d60bd
Loading
Loading
Loading
Loading
+2 −2
Original line number Diff line number Diff line
@@ -393,8 +393,8 @@ static inline u32 mtl_chanx_base_addr(const struct dwmac4_addrs *addrs,

#define MTL_OP_MODE_EHFC		BIT(7)

#define MTL_OP_MODE_RTC_MASK		0x18
#define MTL_OP_MODE_RTC_SHIFT		3
#define MTL_OP_MODE_RTC_MASK		GENMASK(1, 0)
#define MTL_OP_MODE_RTC_SHIFT		0

#define MTL_OP_MODE_RTC_32		(1 << MTL_OP_MODE_RTC_SHIFT)
#define MTL_OP_MODE_RTC_64		0