Unverified Commit 71b597ef authored by Samuel Holland's avatar Samuel Holland Committed by Maxime Ripard
Browse files

dt-bindings: clock: sunxi: Export CLK_DRAM for devfreq



The MBUS node needs to reference the CLK_DRAM clock, as the MBUS
hardware implements memory dynamic frequency scaling using this clock.

Export this clock for SoCs which will be getting a devfreq driver.

Acked-by: default avatarRob Herring <robh@kernel.org>
Reviewed-by: default avatarChanwoo Choi <cw00.choi@samsung.com>
Signed-off-by: default avatarSamuel Holland <samuel@sholland.org>
Signed-off-by: default avatarMaxime Ripard <maxime@cerno.tech>
Link: https://lore.kernel.org/r/20211118031841.42315-2-samuel@sholland.org
parent 34734edd
Loading
Loading
Loading
Loading
+0 −2
Original line number Diff line number Diff line
@@ -51,8 +51,6 @@

#define CLK_USB_OHCI1_12M		92

#define CLK_DRAM			94

/* All the DRAM gates are exported */

/* And the DSI and GPU module clock is exported */
+0 −2
Original line number Diff line number Diff line
@@ -42,8 +42,6 @@

/* The first bunch of module clocks are exported */

#define CLK_DRAM		96

/* All the DRAM gates are exported */

/* Some more module clocks are exported */
+1 −1
Original line number Diff line number Diff line
@@ -113,7 +113,7 @@
#define CLK_USB_OHCI0		91

#define CLK_USB_OHCI1		93

#define CLK_DRAM		94
#define CLK_DRAM_VE		95
#define CLK_DRAM_CSI		96
#define CLK_DRAM_DEINTERLACE	97
+1 −1
Original line number Diff line number Diff line
@@ -126,7 +126,7 @@
#define CLK_USB_OHCI1		93
#define CLK_USB_OHCI2		94
#define CLK_USB_OHCI3		95

#define CLK_DRAM		96
#define CLK_DRAM_VE		97
#define CLK_DRAM_CSI		98
#define CLK_DRAM_DEINTERLACE	99