Commit 77621ef2 authored by Ian Rogers's avatar Ian Rogers Committed by Namhyung Kim
Browse files

perf vendor events intel: Update pantherlake events from 1.00 to 1.02 

The updated events were published in:
https://github.com/intel/perfmon/commit/6edacf434dffa046435de2f6a182c00df3cf4edc



Signed-off-by: default avatarIan Rogers <irogers@google.com>
Reviewed-by: default avatarDapeng Mi <dapeng1.mi@linux.intel.com>
Signed-off-by: default avatarNamhyung Kim <namhyung@kernel.org>
parent aa2f558b

tools/perf/pmu-events/arch/x86/mapfile.csv

+1 −1
Original line number Diff line number Diff line
@@ -26,7 +26,7 @@ GenuineIntel-6-BD,v1.19,lunarlake,core 
GenuineIntel-6-(AA|AC|B5),v1.18,meteorlake,core

GenuineIntel-6-1[AEF],v4,nehalemep,core

GenuineIntel-6-2E,v4,nehalemex,core

GenuineIntel-6-CC,v1.00,pantherlake,core

GenuineIntel-6-CC,v1.02,pantherlake,core

GenuineIntel-6-A7,v1.04,rocketlake,core

GenuineIntel-6-2A,v19,sandybridge,core

GenuineIntel-6-8F,v1.35,sapphirerapids,core

tools/perf/pmu-events/arch/x86/pantherlake/cache.json

+38 −0
Original line number Diff line number Diff line
@@ -383,6 +383,15 @@ 
        "UMask": "0x10",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of unhalted cycles when the core is stalled due to a demand load miss which missed all the caches, a snoop was required, and hits in other core or module on same die.  Another core provides the data with a fwd, no fwd, or hitM.",

        "Counter": "0,1,2,3,4,5,6,7",

        "EventCode": "0x34",

        "EventName": "MEM_BOUND_STALLS_LOAD.LLC_MISS_OTHERMOD",

        "SampleAfterValue": "1000003",

        "UMask": "0x8",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts all retired load instructions.",

        "Counter": "0,1,2,3",
@@ -727,6 +736,16 @@ 
        "UMask": "0x40",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of load ops retired that hit in the L3 cache in which a snoop was required and modified data was forwarded.",

        "Counter": "0,1,2,3,4,5,6,7",

        "EventCode": "0xd4",

        "EventName": "MEM_LOAD_UOPS_MISC_RETIRED.L3_HIT_SNOOP_HITM",

        "PublicDescription": "Counts the number of load ops retired that hit in the L3 cache in which a snoop was required and modified data was forwarded. Available PDIST counters: 0,1",

        "SampleAfterValue": "1000003",

        "UMask": "0x8",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of load ops retired that hit the L1 data cache.",

        "Counter": "0,1,2,3,4,5,6,7",
@@ -830,6 +849,16 @@ 
        "SampleAfterValue": "100021",

        "Unit": "cpu_core"

    },

    {

        "BriefDescription": "Counts the number of memory uops retired.  A single uop that performs both a load AND a store will be counted as 1, not 2 (e.g. ADD [mem], CONST).",

        "Counter": "0,1,2,3,4,5,6,7",

        "EventCode": "0xd0",

        "EventName": "MEM_UOPS_RETIRED.ALL",

        "PublicDescription": "Counts the number of memory uops retired.  A single uop that performs both a load AND a store will be counted as 1, not 2 (e.g. ADD [mem], CONST). Available PDIST counters: 0,1",

        "SampleAfterValue": "1000003",

        "UMask": "0x83",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of load ops retired.",

        "Counter": "0,1,2,3,4,5,6,7",
@@ -1371,5 +1400,14 @@ 
        "SampleAfterValue": "100003",

        "UMask": "0x4",

        "Unit": "cpu_core"

    },

    {

        "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to an icache miss",

        "Counter": "0,1,2,3,4,5,6,7",

        "EventCode": "0x71",

        "EventName": "TOPDOWN_FE_BOUND.ICACHE",

        "SampleAfterValue": "1000003",

        "UMask": "0x20",

        "Unit": "cpu_atom"

    }

]

tools/perf/pmu-events/arch/x86/pantherlake/floating-point.json

+73 −0
Original line number Diff line number Diff line
@@ -273,6 +273,69 @@ 
        "UMask": "0x3f",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of uops executed on all floating point ports.",

        "Counter": "0,1,2,3,4,5,6,7",

        "EventCode": "0xb2",

        "EventName": "FP_VINT_UOPS_EXECUTED.ALL",

        "SampleAfterValue": "1000003",

        "UMask": "0x1f",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of uops executed on floating point and vector integer port 0.",

        "Counter": "0,1,2,3,4,5,6,7",

        "EventCode": "0xb2",

        "EventName": "FP_VINT_UOPS_EXECUTED.P0",

        "SampleAfterValue": "1000003",

        "UMask": "0x2",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of uops executed on floating point and vector integer port 1.",

        "Counter": "0,1,2,3,4,5,6,7",

        "EventCode": "0xb2",

        "EventName": "FP_VINT_UOPS_EXECUTED.P1",

        "SampleAfterValue": "1000003",

        "UMask": "0x4",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of uops executed on floating point and vector integer port 2.",

        "Counter": "0,1,2,3,4,5,6,7",

        "EventCode": "0xb2",

        "EventName": "FP_VINT_UOPS_EXECUTED.P2",

        "SampleAfterValue": "1000003",

        "UMask": "0x8",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of uops executed on floating point and vector integer port 3.",

        "Counter": "0,1,2,3,4,5,6,7",

        "EventCode": "0xb2",

        "EventName": "FP_VINT_UOPS_EXECUTED.P3",

        "SampleAfterValue": "1000003",

        "UMask": "0x10",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of uops executed on floating point and vector integer port 0, 1, 2, 3.",

        "Counter": "0,1,2,3,4,5,6,7",

        "EventCode": "0xb2",

        "EventName": "FP_VINT_UOPS_EXECUTED.PRIMARY",

        "SampleAfterValue": "1000003",

        "UMask": "0x1e",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of uops executed on floating point and vector integer store data port.",

        "Counter": "0,1,2,3,4,5,6,7",

        "EventCode": "0xb2",

        "EventName": "FP_VINT_UOPS_EXECUTED.STD",

        "SampleAfterValue": "1000003",

        "UMask": "0x1",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of floating point operations retired that required microcode assist.",

        "Counter": "0,1,2,3,4,5,6,7",
@@ -282,5 +345,15 @@ 
        "SampleAfterValue": "1000003",

        "UMask": "0x4",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of floating point divide uops retired (x87 and sse, including x87 sqrt).",

        "Counter": "0,1,2,3,4,5,6,7",

        "EventCode": "0xc2",

        "EventName": "UOPS_RETIRED.FPDIV",

        "PublicDescription": "Counts the number of floating point divide uops retired (x87 and sse, including x87 sqrt). Available PDIST counters: 0,1",

        "SampleAfterValue": "1000003",

        "UMask": "0x40",

        "Unit": "cpu_atom"

    }

]

tools/perf/pmu-events/arch/x86/pantherlake/memory.json

+9 −0
Original line number Diff line number Diff line
@@ -8,6 +8,15 @@ 
        "UMask": "0xf4",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer is stalled due to request buffers full or lock in progress.",

        "Counter": "0,1,2,3,4,5,6,7",

        "EventCode": "0x05",

        "EventName": "LD_HEAD.WCB_FULL",

        "SampleAfterValue": "1000003",

        "UMask": "0x2",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of machine clears due to memory ordering caused by a snoop from an external agent. Does not count internally generated machine clears such as those due to memory disambiguation.",

        "Counter": "0,1,2,3,4,5,6,7",

tools/perf/pmu-events/arch/x86/pantherlake/pipeline.json

+304 −1
Original line number Diff line number Diff line
@@ -329,6 +329,17 @@ 
        "SampleAfterValue": "400009",

        "Unit": "cpu_core"

    },

    {

        "BriefDescription": "This event is deprecated. [This event is alias to BR_MISP_RETIRED.NEAR_INDIRECT]",

        "Counter": "0,1,2,3,4,5,6,7",

        "Deprecated": "1",

        "EventCode": "0xc5",

        "EventName": "BR_MISP_RETIRED.ALL_NEAR_IND",

        "PublicDescription": "This event is deprecated. [This event is alias to BR_MISP_RETIRED.NEAR_INDIRECT] Available PDIST counters: 0,1",

        "SampleAfterValue": "1000003",

        "UMask": "0x50",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Mispredicted conditional branch instructions retired.",

        "Counter": "0,1,2,3,4,5,6,7,8,9",
@@ -570,6 +581,16 @@ 
        "UMask": "0x8040",

        "Unit": "cpu_core"

    },

    {

        "BriefDescription": "Counts the number of mispredicted near indirect JMP and near indirect CALL branch instructions retired. [This event is alias to BR_MISP_RETIRED.ALL_NEAR_IND]",

        "Counter": "0,1,2,3,4,5,6,7",

        "EventCode": "0xc5",

        "EventName": "BR_MISP_RETIRED.NEAR_INDIRECT",

        "PublicDescription": "Counts the number of mispredicted near indirect JMP and near indirect CALL branch instructions retired. [This event is alias to BR_MISP_RETIRED.ALL_NEAR_IND] Available PDIST counters: 0,1",

        "SampleAfterValue": "1000003",

        "UMask": "0x50",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Miss-predicted near indirect branch instructions retired (excluding returns) [This event is alias to BR_MISP_RETIRED.INDIRECT]",

        "Counter": "0,1,2,3,4,5,6,7,8,9",
@@ -1126,6 +1147,70 @@ 
        "UMask": "0x10",

        "Unit": "cpu_core"

    },

    {

        "BriefDescription": "Counts the number of uops executed on secondary integer ports 0,1,2,3.",

        "Counter": "0,1,2,3,4,5,6,7",

        "EventCode": "0xb3",

        "EventName": "INT_UOPS_EXECUTED.2ND",

        "SampleAfterValue": "1000003",

        "UMask": "0x80",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of uops executed on all Integer ports.",

        "Counter": "0,1,2,3,4,5,6,7",

        "EventCode": "0xb3",

        "EventName": "INT_UOPS_EXECUTED.ALL",

        "SampleAfterValue": "1000003",

        "UMask": "0xff",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of uops executed on a load port.",

        "Counter": "0,1,2,3,4,5,6,7",

        "EventCode": "0xb3",

        "EventName": "INT_UOPS_EXECUTED.LD",

        "PublicDescription": "Counts the number of uops executed on a load port.  This event counts for integer uops even if the destination is FP/vector",

        "SampleAfterValue": "1000003",

        "UMask": "0x1",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of uops executed on integer port 0.",

        "Counter": "0,1,2,3,4,5,6,7",

        "EventCode": "0xb3",

        "EventName": "INT_UOPS_EXECUTED.P0",

        "SampleAfterValue": "1000003",

        "UMask": "0x8",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of uops executed on integer port 1.",

        "Counter": "0,1,2,3,4,5,6,7",

        "EventCode": "0xb3",

        "EventName": "INT_UOPS_EXECUTED.P1",

        "SampleAfterValue": "1000003",

        "UMask": "0x10",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of uops executed on integer port 2.",

        "Counter": "0,1,2,3,4,5,6,7",

        "EventCode": "0xb3",

        "EventName": "INT_UOPS_EXECUTED.P2",

        "SampleAfterValue": "1000003",

        "UMask": "0x20",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of uops executed on integer port 3.",

        "Counter": "0,1,2,3,4,5,6,7",

        "EventCode": "0xb3",

        "EventName": "INT_UOPS_EXECUTED.P3",

        "SampleAfterValue": "1000003",

        "UMask": "0x40",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of uops executed on integer port  0,1, 2, 3.",

        "Counter": "0,1,2,3,4,5,6,7",
@@ -1135,6 +1220,25 @@ 
        "UMask": "0x78",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of uops executed on a Store address port.",

        "Counter": "0,1,2,3,4,5,6,7",

        "EventCode": "0xb3",

        "EventName": "INT_UOPS_EXECUTED.STA",

        "PublicDescription": "Counts the number of uops executed on a Store address port. This event counts integer uops even if the data source is FP/vector",

        "SampleAfterValue": "1000003",

        "UMask": "0x2",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of uops executed on an integer store data and jump port.",

        "Counter": "0,1,2,3,4,5,6,7",

        "EventCode": "0xb3",

        "EventName": "INT_UOPS_EXECUTED.STD_JMP",

        "SampleAfterValue": "1000003",

        "UMask": "0x4",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Number of vector integer instructions retired of 128-bit vector-width.",

        "Counter": "0,1,2,3,4,5,6,7,8,9",
@@ -1236,7 +1340,7 @@ 
        "EventName": "LD_BLOCKS.ALL",

        "PublicDescription": "Counts the number of retired loads that are blocked for any of the following reasons:  DTLB miss, address alias, store forward or data unknown (includes memory disambiguation blocks and ESP consuming load blocks). Available PDIST counters: 0,1",

        "SampleAfterValue": "1000003",

        "UMask": "0x10",

        "UMask": "0x1f",

        "Unit": "cpu_atom"

    },

    {
@@ -1360,6 +1464,15 @@ 
        "UMask": "0x20",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of machine clears due to program modifying data (self modifying code) within 1K of a recently fetched code page.",

        "Counter": "0,1,2,3,4,5,6,7",

        "EventCode": "0xc3",

        "EventName": "MACHINE_CLEARS.SMC",

        "SampleAfterValue": "1000003",

        "UMask": "0x1",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Self-modifying code (SMC) detected.",

        "Counter": "0,1,2,3,4,5,6,7,8,9",
@@ -1507,6 +1620,25 @@ 
        "UMask": "0x4",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of issue slots where no uop could issue due to an IQ scoreboard that stalls allocation until a specified older uop retires or (in the case of jump scoreboard) executes. Commonly executed instructions with IQ scoreboards include LFENCE and MFENCE.",

        "Counter": "0,1,2,3,4,5,6,7",

        "EventCode": "0x75",

        "EventName": "SERIALIZATION.IQ_JEU_SCB",

        "SampleAfterValue": "1000003",

        "UMask": "0x1",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of issue slots not consumed by the backend due to a micro-sequencer (MS) scoreboard, which stalls the front-end from issuing from the UROM until a specified older uop retires.",

        "Counter": "0,1,2,3,4,5,6,7",

        "EventCode": "0x75",

        "EventName": "SERIALIZATION.NON_C01_MS_SCB",

        "PublicDescription": "Counts the number of issue slots not consumed by the backend due to a micro-sequencer (MS) scoreboard, which stalls the front-end from issuing from the UROM until a specified older uop retires. The most commonly executed instruction with an MS scoreboard is PAUSE.",

        "SampleAfterValue": "1000003",

        "UMask": "0x2",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "This event counts a subset of the Topdown Slots event that were not consumed by the back-end pipeline due to lack of back-end resources, as a result of memory subsystem delays, execution units limitations, or other conditions.",

        "Counter": "0,1,2,3,4,5,6,7,8,9",
@@ -1582,6 +1714,42 @@ 
        "SampleAfterValue": "1000003",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to Fast Nukes such as  Memory Ordering Machine clears and MRN nukes",

        "Counter": "0,1,2,3,4,5,6,7",

        "EventCode": "0x73",

        "EventName": "TOPDOWN_BAD_SPECULATION.FASTNUKE",

        "SampleAfterValue": "1000003",

        "UMask": "0x2",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to a branch mispredict that resulted in LSD exit.",

        "Counter": "0,1,2,3,4,5,6,7",

        "EventCode": "0x73",

        "EventName": "TOPDOWN_BAD_SPECULATION.LSD_MISPREDICT",

        "SampleAfterValue": "1000003",

        "UMask": "0x8",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to Branch Mispredict",

        "Counter": "0,1,2,3,4,5,6,7",

        "EventCode": "0x73",

        "EventName": "TOPDOWN_BAD_SPECULATION.MISPREDICT",

        "SampleAfterValue": "1000003",

        "UMask": "0x4",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to a machine clear (nuke).",

        "Counter": "0,1,2,3,4,5,6,7",

        "EventCode": "0x73",

        "EventName": "TOPDOWN_BAD_SPECULATION.NUKE",

        "SampleAfterValue": "1000003",

        "UMask": "0x1",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of retirement slots not consumed due to backend stalls. [This event is alias to TOPDOWN_BE_BOUND.ALL_P]",

        "Counter": "0,1,2,3,4,5,6,7",
@@ -1591,6 +1759,15 @@ 
        "UMask": "0x2",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to due to certain allocation restrictions.",

        "Counter": "0,1,2,3,4,5,6,7",

        "EventCode": "0x74",

        "EventName": "TOPDOWN_BE_BOUND.ALLOC_RESTRICTIONS",

        "SampleAfterValue": "1000003",

        "UMask": "0x1",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of retirement slots not consumed due to backend stalls. [This event is alias to TOPDOWN_BE_BOUND.ALL]",

        "Counter": "0,1,2,3,4,5,6,7",
@@ -1600,6 +1777,33 @@ 
        "UMask": "0x2",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to LSD entry.",

        "Counter": "0,1,2,3,4,5,6,7",

        "EventCode": "0x74",

        "EventName": "TOPDOWN_BE_BOUND.LSD",

        "SampleAfterValue": "1000003",

        "UMask": "0x80",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to memory reservation stall (scheduler not being able to accept another uop).  This could be caused by RSV full or load/store buffer block.",

        "Counter": "0,1,2,3,4,5,6,7",

        "EventCode": "0x74",

        "EventName": "TOPDOWN_BE_BOUND.MEM_SCHEDULER",

        "SampleAfterValue": "1000003",

        "UMask": "0x2",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to iq/jeu scoreboards or ms scb",

        "Counter": "0,1,2,3,4,5,6,7",

        "EventCode": "0x74",

        "EventName": "TOPDOWN_BE_BOUND.SERIALIZATION",

        "SampleAfterValue": "1000003",

        "UMask": "0x10",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Fixed Counter: Counts the number of retirement slots not consumed due to front end stalls.",

        "Counter": "Fixed counter 5",
@@ -1617,6 +1821,78 @@ 
        "UMask": "0x1",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to BAClear",

        "Counter": "0,1,2,3,4,5,6,7",

        "EventCode": "0x71",

        "EventName": "TOPDOWN_FE_BOUND.BRANCH_DETECT",

        "SampleAfterValue": "1000003",

        "UMask": "0x2",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to BTClear",

        "Counter": "0,1,2,3,4,5,6,7",

        "EventCode": "0x71",

        "EventName": "TOPDOWN_FE_BOUND.BRANCH_RESTEER",

        "SampleAfterValue": "1000003",

        "UMask": "0x40",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to ms",

        "Counter": "0,1,2,3,4,5,6,7",

        "EventCode": "0x71",

        "EventName": "TOPDOWN_FE_BOUND.CISC",

        "SampleAfterValue": "1000003",

        "UMask": "0x1",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to decode stall",

        "Counter": "0,1,2,3,4,5,6,7",

        "EventCode": "0x71",

        "EventName": "TOPDOWN_FE_BOUND.DECODE",

        "SampleAfterValue": "1000003",

        "UMask": "0x8",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to latency related stalls including BACLEARs, BTCLEARs, ITLB misses, and ICache misses.",

        "Counter": "0,1,2,3,4,5,6,7",

        "EventCode": "0x71",

        "EventName": "TOPDOWN_FE_BOUND.FRONTEND_LATENCY",

        "SampleAfterValue": "1000003",

        "UMask": "0x72",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to itlb miss",

        "Counter": "0,1,2,3,4,5,6,7",

        "EventCode": "0x71",

        "EventName": "TOPDOWN_FE_BOUND.ITLB_MISS",

        "SampleAfterValue": "1000003",

        "UMask": "0x10",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend that do not categorize into any other common frontend stall",

        "Counter": "0,1,2,3,4,5,6,7",

        "EventCode": "0x71",

        "EventName": "TOPDOWN_FE_BOUND.OTHER",

        "SampleAfterValue": "1000003",

        "UMask": "0x80",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to predecode wrong",

        "Counter": "0,1,2,3,4,5,6,7",

        "EventCode": "0x71",

        "EventName": "TOPDOWN_FE_BOUND.PREDECODE",

        "SampleAfterValue": "1000003",

        "UMask": "0x4",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Fixed Counter: Counts the number of consumed retirement slots.",

        "Counter": "Fixed counter 6",
@@ -1841,6 +2117,25 @@ 
        "UMask": "0x1",

        "Unit": "cpu_core"

    },

    {

        "BriefDescription": "Counts the number of integer divide uops retired.",

        "Counter": "0,1,2,3,4,5,6,7",

        "EventCode": "0xc2",

        "EventName": "UOPS_RETIRED.IDIV",

        "PublicDescription": "Counts the number of integer divide uops retired. Available PDIST counters: 0,1",

        "SampleAfterValue": "1000003",

        "UMask": "0x80",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "Counts the number of uops that are from the complex flows issued by the micro-sequencer (MS).  This includes uops from flows due to complex instructions, faults, assists, and inserted flows.",

        "Counter": "0,1,2,3,4,5,6,7",

        "EventCode": "0xc2",

        "EventName": "UOPS_RETIRED.MS",

        "SampleAfterValue": "1000003",

        "UMask": "0x4",

        "Unit": "cpu_atom"

    },

    {

        "BriefDescription": "UOPS_RETIRED.MS",

        "Counter": "0,1,2,3,4,5,6,7,8,9",
@@ -1887,5 +2182,13 @@ 
        "SampleAfterValue": "1000003",

        "UMask": "0x2",

        "Unit": "cpu_core"

    },

    {

        "BriefDescription": "Counts the number of x87 uops retired, includes those in ms flows.",

        "Counter": "0,1,2,3,4,5,6,7",

        "EventCode": "0xc2",

        "EventName": "UOPS_RETIRED.X87",

        "SampleAfterValue": "1000003",

        "Unit": "cpu_atom"

    }

]