Commit 7d39ef94 authored by Shen Lichuan's avatar Shen Lichuan Committed by Rob Clark
Browse files

drm/msm: Fix some typos in comment



Fixed some spelling errors, the details are as follows:

-in the code comments:
	collpase->collapse
	firwmare->firmware
	everwhere->everywhere

Fixes: 2401a008 ("drm/msm: gpu: Add support for the GPMU")
Fixes: 5a903a44 ("drm/msm/a6xx: Introduce GMU wrapper support")
Fixes: f97decac ("drm/msm: Support multiple ringbuffers")
Signed-off-by: default avatarShen Lichuan <shenlichuan@vivo.com>
Reviewed-by: default avatarDmitry Baryshkov <dmitry.baryshkov@linaro.org>
Patchwork: https://patchwork.freedesktop.org/patch/614109/


Signed-off-by: default avatarRob Clark <robdclark@chromium.org>
parent 1c967110
Loading
Loading
Loading
Loading
+1 −1
Original line number Diff line number Diff line
@@ -307,7 +307,7 @@ int a5xx_power_init(struct msm_gpu *gpu)
	else if (adreno_is_a540(adreno_gpu))
		a540_lm_setup(gpu);

	/* Set up SP/TP power collpase */
	/* Set up SP/TP power collapse */
	a5xx_pc_init(gpu);

	/* Start the GPMU */
+1 −1
Original line number Diff line number Diff line
@@ -533,7 +533,7 @@ int adreno_load_fw(struct adreno_gpu *adreno_gpu)
		if (!adreno_gpu->info->fw[i])
			continue;

		/* Skip loading GMU firwmare with GMU Wrapper */
		/* Skip loading GMU firmware with GMU Wrapper */
		if (adreno_has_gmu_wrapper(adreno_gpu) && i == ADRENO_FW_GMU)
			continue;

+1 −1
Original line number Diff line number Diff line
@@ -64,7 +64,7 @@ struct msm_ringbuffer *msm_ringbuffer_new(struct msm_gpu *gpu, int id,
	char name[32];
	int ret;

	/* We assume everwhere that MSM_GPU_RINGBUFFER_SZ is a power of 2 */
	/* We assume everywhere that MSM_GPU_RINGBUFFER_SZ is a power of 2 */
	BUILD_BUG_ON(!is_power_of_2(MSM_GPU_RINGBUFFER_SZ));

	ring = kzalloc(sizeof(*ring), GFP_KERNEL);