Loading
+1 −0
Original line number Diff line number Diff line
@@ -489,6 +489,7 @@ source "drivers/clk/rockchip/Kconfig"
source "drivers/clk/samsung/Kconfig"
source "drivers/clk/sifive/Kconfig"
source "drivers/clk/socfpga/Kconfig"
source "drivers/clk/sophgo/Kconfig"
source "drivers/clk/sprd/Kconfig"
source "drivers/clk/starfive/Kconfig"
source "drivers/clk/sunxi/Kconfig"
+1 −0
Original line number Diff line number Diff line
@@ -118,6 +118,7 @@ obj-$(CONFIG_ARCH_ROCKCHIP) += rockchip/
obj-$(CONFIG_COMMON_CLK_SAMSUNG)	+= samsung/
obj-$(CONFIG_CLK_SIFIVE)		+= sifive/
obj-y					+= socfpga/
obj-y					+= sophgo/
obj-$(CONFIG_PLAT_SPEAR)		+= spear/
obj-y					+= sprd/
obj-$(CONFIG_ARCH_STI)			+= st/
+11 −0
Original line number Diff line number Diff line
# SPDX-License-Identifier: GPL-2.0
# common clock support for SOPHGO SoC family.

config CLK_SOPHGO_CV1800
	tristate "Support for the Sophgo CV1800 series SoCs clock controller"
	depends on ARCH_SOPHGO || COMPILE_TEST
	help
	  This driver supports clock controller of Sophgo CV18XX series SoC.
	  The driver require a 25MHz Oscillator to function generate clock.
	  It includes PLLs, common clock function and some vendor clock for
	  IPs of CV18XX series SoC
+7 −0
Original line number Diff line number Diff line
# SPDX-License-Identifier: GPL-2.0
obj-$(CONFIG_CLK_SOPHGO_CV1800)	+= clk-sophgo-cv1800.o

clk-sophgo-cv1800-y		+= clk-cv1800.o
clk-sophgo-cv1800-y		+= clk-cv18xx-common.o
clk-sophgo-cv1800-y		+= clk-cv18xx-ip.o
clk-sophgo-cv1800-y		+= clk-cv18xx-pll.o
+1327 −0

File added.

Preview size limit exceeded, changes collapsed.

Loading