Commit 84ba1f67 authored by Yemike Abhilash Chandra's avatar Yemike Abhilash Chandra Committed by Nishanth Menon
Browse files

arm64: dts: ti: k3-j784s4-j742s2-main-common: Add CSI2 interrupts property

Add interrupts property for CSI2RX. Interrupt IDs are taken from the
J784S4 TRM [0].

Interrupt Line      | Source Interrupt
--------------------|-------------------------
GIC500SS_SPI_IN_185 | CSI_RX_IF0_CSI_ERR_IRQ_0
GIC500SS_SPI_IN_184 | CSI_RX_IF0_CSI_IRQ_0
GIC500SS_SPI_IN_189 | CSI_RX_IF1_CSI_ERR_IRQ_0
GIC500SS_SPI_IN_188 | CSI_RX_IF1_CSI_IRQ_0
GIC500SS_SPI_IN_193 | CSI_RX_IF2_CSI_ERR_IRQ_0
GIC500SS_SPI_IN_192 | CSI_RX_IF2_CSI_IRQ_0

[0]: https://www.ti.com/lit/zip/spruj52



Signed-off-by: default avatarYemike Abhilash Chandra <y-abhilashchandra@ti.com>
Reviewed-by: default avatarUdit Kumar <u-kumar1@ti.com>
Reviewed-by: default avatarJared McArthur <j-mcarthur@ti.com>
Link: https://lore.kernel.org/r/20250808095804.544298-4-y-abhilashchandra@ti.com


Signed-off-by: default avatarNishanth Menon <nm@ti.com>
parent 33b34bfa
Loading
Loading
Loading
Loading
+9 −0
Original line number Diff line number Diff line
@@ -819,6 +819,9 @@ ti_csi2rx0: ticsi2rx@4500000 {
		cdns_csi2rx0: csi-bridge@4504000 {
			compatible = "ti,j721e-csi2rx", "cdns,csi2rx";
			reg = <0x00 0x04504000 0x00 0x00001000>;
			interrupts = <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "error_irq", "irq";
			clocks = <&k3_clks 72 2>, <&k3_clks 72 0>, <&k3_clks 72 2>,
				<&k3_clks 72 2>, <&k3_clks 72 3>, <&k3_clks 72 3>;
			clock-names = "sys_clk", "p_clk", "pixel_if0_clk",
@@ -872,6 +875,9 @@ ti_csi2rx1: ticsi2rx@4510000 {
		cdns_csi2rx1: csi-bridge@4514000 {
			compatible = "ti,j721e-csi2rx", "cdns,csi2rx";
			reg = <0x00 0x04514000 0x00 0x00001000>;
			interrupts = <GIC_SPI 157 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 156 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "error_irq", "irq";
			clocks = <&k3_clks 73 2>, <&k3_clks 73 0>, <&k3_clks 73 2>,
				<&k3_clks 73 2>, <&k3_clks 73 3>, <&k3_clks 73 3>;
			clock-names = "sys_clk", "p_clk", "pixel_if0_clk",
@@ -924,6 +930,9 @@ ti_csi2rx2: ticsi2rx@4520000 {
		cdns_csi2rx2: csi-bridge@4524000 {
			compatible = "ti,j721e-csi2rx", "cdns,csi2rx";
			reg = <0x00 0x04524000 0x00 0x00001000>;
			interrupts = <GIC_SPI 161 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 160 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "error_irq", "irq";
			clocks = <&k3_clks 74 2>, <&k3_clks 74 0>, <&k3_clks 74 2>,
				<&k3_clks 74 2>, <&k3_clks 74 3>, <&k3_clks 74 3>;
			clock-names = "sys_clk", "p_clk", "pixel_if0_clk",