Commit 86eecc3a authored by Andy Yan's avatar Andy Yan Committed by Dmitry Baryshkov
Browse files

drm/bridge: synopsys: Add DW DPTX Controller support library 



The DW DP TX Controller is compliant with the DisplayPort Specification
Version 1.4 with the following features:

* DisplayPort 1.4a
* Main Link: 1/2/4 lanes
* Main Link Support 1.62Gbps, 2.7Gbps, 5.4Gbps and 8.1Gbps
* AUX channel 1Mbps
* Single Stream Transport(SST)
* Multistream Transport (MST)
* Type-C support (alternate mode)
* HDCP 2.2, HDCP 1.3
* Supports up to 8/10 bits per color component
* Supports RBG, YCbCr4:4:4, YCbCr4:2:2, YCbCr4:2:0
* Pixel clock up to 594MHz
* I2S, SPDIF audio interface

Add library with common helpers to make it can be shared with
other SoC.

Signed-off-by: default avatarAndy Yan <andy.yan@rock-chips.com>
Reviewed-by: default avatarDmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>
Tested-by: default avatarSebastian Reichel <sebastian.reichel@collabora.com>
Link: https://lore.kernel.org/r/20250822063959.692098-3-andyshrk@163.com


Signed-off-by: default avatarDmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>
parent 2b036b13

drivers/gpu/drm/bridge/synopsys/Kconfig

+7 −0
Original line number Diff line number Diff line 
# SPDX-License-Identifier: GPL-2.0-only

config DRM_DW_DP

	tristate

	select DRM_DISPLAY_HELPER

	select DRM_DISPLAY_DP_HELPER

	select DRM_KMS_HELPER

	select REGMAP_MMIO



config DRM_DW_HDMI

	tristate

	select DRM_DISPLAY_HDMI_HELPER

drivers/gpu/drm/bridge/synopsys/Makefile

+1 −0
Original line number Diff line number Diff line 
# SPDX-License-Identifier: GPL-2.0-only

obj-$(CONFIG_DRM_DW_DP) += dw-dp.o

obj-$(CONFIG_DRM_DW_HDMI) += dw-hdmi.o

obj-$(CONFIG_DRM_DW_HDMI_AHB_AUDIO) += dw-hdmi-ahb-audio.o

obj-$(CONFIG_DRM_DW_HDMI_GP_AUDIO) += dw-hdmi-gp-audio.o

drivers/gpu/drm/bridge/synopsys/dw-dp.c

0 → 100644
+2095 −0

File added.

Preview size limit exceeded, changes collapsed.

include/drm/bridge/dw_dp.h

0 → 100644
+20 −0
Original line number Diff line number Diff line 
/* SPDX-License-Identifier: GPL-2.0-or-later */

/*

 * Copyright (c) 2025 Rockchip Electronics Co., Ltd.

 */



#ifndef __DW_DP__

#define __DW_DP__



#include <linux/device.h>



struct drm_encoder;

struct dw_dp;



struct dw_dp_plat_data {

	u32 max_link_rate;

};



struct dw_dp *dw_dp_bind(struct device *dev, struct drm_encoder *encoder,

			 const struct dw_dp_plat_data *plat_data);

#endif /* __DW_DP__ */