Commit 8b9c1275 authored by Chukun Pan's avatar Chukun Pan Committed by Heiko Stuebner
Browse files

arm64: dts: rockchip: add reset-names for combphy on rk3568 



The reset-names of combphy are missing, add it.

Signed-off-by: default avatarChukun Pan <amadeus@jmu.edu.cn>
Fixes: fd3ac6e8 ("dt-bindings: phy: rockchip: rk3588 has two reset lines")
Link: https://lore.kernel.org/r/20241122073006.99309-1-amadeus@jmu.edu.cn


Signed-off-by: default avatarHeiko Stuebner <heiko@sntech.de>
parent 40384c84

arch/arm64/boot/dts/rockchip/rk3568.dtsi

+1 −0
Original line number Diff line number Diff line
@@ -350,6 +350,7 @@ combphy0: phy@fe820000 { 
		assigned-clocks = <&pmucru CLK_PCIEPHY0_REF>;

		assigned-clock-rates = <100000000>;

		resets = <&cru SRST_PIPEPHY0>;

		reset-names = "phy";

		rockchip,pipe-grf = <&pipegrf>;

		rockchip,pipe-phy-grf = <&pipe_phy_grf0>;

		#phy-cells = <1>;

arch/arm64/boot/dts/rockchip/rk356x-base.dtsi

+2 −0
Original line number Diff line number Diff line
@@ -1681,6 +1681,7 @@ combphy1: phy@fe830000 { 
		assigned-clocks = <&pmucru CLK_PCIEPHY1_REF>;

		assigned-clock-rates = <100000000>;

		resets = <&cru SRST_PIPEPHY1>;

		reset-names = "phy";

		rockchip,pipe-grf = <&pipegrf>;

		rockchip,pipe-phy-grf = <&pipe_phy_grf1>;

		#phy-cells = <1>;
@@ -1697,6 +1698,7 @@ combphy2: phy@fe840000 { 
		assigned-clocks = <&pmucru CLK_PCIEPHY2_REF>;

		assigned-clock-rates = <100000000>;

		resets = <&cru SRST_PIPEPHY2>;

		reset-names = "phy";

		rockchip,pipe-grf = <&pipegrf>;

		rockchip,pipe-phy-grf = <&pipe_phy_grf2>;

		#phy-cells = <1>;