Commit 9d648af4 authored by Michal Simek's avatar Michal Simek
Browse files

arm64: zynqmp: Enable gpio and qspi for zc1275-revA

parent 812fa2f0
Loading
Loading
Loading
Loading
+17 −1
Original line number Diff line number Diff line
@@ -2,7 +2,7 @@
/*
 * dts file for Xilinx ZynqMP ZC1275
 *
 * (C) Copyright 2017 - 2019, Xilinx, Inc.
 * (C) Copyright 2017 - 2021, Xilinx, Inc.
 *
 * Michal Simek <michal.simek@xilinx.com>
 * Siva Durga Prasad Paladugu <sivadur@xilinx.com>
@@ -20,6 +20,7 @@ / {
	aliases {
		serial0 = &uart0;
		serial1 = &dcc;
		spi0 = &qspi;
	};

	chosen {
@@ -37,6 +38,21 @@ &dcc {
	status = "okay";
};

&gpio {
	status = "okay";
};

&qspi {
	status = "okay";
	flash@0 {
		compatible = "m25p80", "jedec,spi-nor";
		reg = <0x0>;
		spi-tx-bus-width = <1>;
		spi-rx-bus-width = <4>;
		spi-max-frequency = <108000000>;
	};
};

&uart0 {
	status = "okay";
};