Commit a15840f7 authored by Alexander Stein's avatar Alexander Stein Committed by Abel Vesa
Browse files

clk: imx: fracn-gppll: Add 477.4MHz support 



Add the 477.4MHz frequency support that can be used for display with
pixelclk of 68.2 MHz. The divider of 7 is important for LVDS output on
imx93. It is also usable for parallel output.

Reviewed-by: default avatarPeng Fan <peng.fan@nxp.com>
Signed-off-by: default avatarAlexander Stein <alexander.stein@ew.tq-group.com>
Link: https://patch.msgid.link/20260313070740.585043-3-alexander.stein@ew.tq-group.com


Signed-off-by: default avatarAbel Vesa <abel.vesa@oss.qualcomm.com>
parent e2f8311a

drivers/clk/imx/clk-fracn-gppll.c

+1 −0
Original line number Diff line number Diff line
@@ -85,6 +85,7 @@ static const struct imx_fracn_gppll_rate_table fracn_tbl[] = { 
	PLL_FRACN_GP(519750000U, 173, 25, 100, 1, 8),

	PLL_FRACN_GP(498000000U, 166, 0, 1, 0, 8),

	PLL_FRACN_GP(484000000U, 121, 0, 1, 0, 6),

	PLL_FRACN_GP(477400000U, 119, 35, 100, 0, 6),

	PLL_FRACN_GP(445333333U, 167, 0, 1, 0, 9),

	PLL_FRACN_GP(400000000U, 200, 0, 1, 0, 12),

	PLL_FRACN_GP(393216000U, 163, 84, 100, 0, 10),