Commit ab2a7b7b authored by Pincheng Wang's avatar Pincheng Wang Committed by Anup Patel
Browse files

KVM: riscv: selftests: add Zilsd and Zclsd extension to get-reg-list test 



The KVM RISC-V allows Zilsd and Zclsd extensions for Guest/VM so add
this extension to get-reg-list test.

Signed-off-by: default avatarPincheng Wang <pincheng.plct@isrc.iscas.ac.cn>
Reviewed-by: default avatarNutty Liu <nutty.liu@hotmail.com>
Reviewed-by: default avatarAnup Patel <anup@brainfault.org>
Link: https://lore.kernel.org/r/20250826162939.1494021-6-pincheng.plct@isrc.iscas.ac.cn


Signed-off-by: default avatarAnup Patel <anup@brainfault.org>
parent f326e846

tools/testing/selftests/kvm/riscv/get-reg-list.c

+8 −0
Original line number Diff line number Diff line
@@ -78,6 +78,7 @@ bool filter_reg(__u64 reg) 
	case KVM_REG_RISCV_ISA_EXT | KVM_REG_RISCV_ISA_SINGLE | KVM_RISCV_ISA_EXT_ZCB:

	case KVM_REG_RISCV_ISA_EXT | KVM_REG_RISCV_ISA_SINGLE | KVM_RISCV_ISA_EXT_ZCD:

	case KVM_REG_RISCV_ISA_EXT | KVM_REG_RISCV_ISA_SINGLE | KVM_RISCV_ISA_EXT_ZCF:

	case KVM_REG_RISCV_ISA_EXT | KVM_REG_RISCV_ISA_SINGLE | KVM_RISCV_ISA_EXT_ZCLSD:

	case KVM_REG_RISCV_ISA_EXT | KVM_REG_RISCV_ISA_SINGLE | KVM_RISCV_ISA_EXT_ZCMOP:

	case KVM_REG_RISCV_ISA_EXT | KVM_REG_RISCV_ISA_SINGLE | KVM_RISCV_ISA_EXT_ZFA:

	case KVM_REG_RISCV_ISA_EXT | KVM_REG_RISCV_ISA_SINGLE | KVM_RISCV_ISA_EXT_ZFBFMIN:
@@ -94,6 +95,7 @@ bool filter_reg(__u64 reg) 
	case KVM_REG_RISCV_ISA_EXT | KVM_REG_RISCV_ISA_SINGLE | KVM_RISCV_ISA_EXT_ZIHINTNTL:

	case KVM_REG_RISCV_ISA_EXT | KVM_REG_RISCV_ISA_SINGLE | KVM_RISCV_ISA_EXT_ZIHINTPAUSE:

	case KVM_REG_RISCV_ISA_EXT | KVM_REG_RISCV_ISA_SINGLE | KVM_RISCV_ISA_EXT_ZIHPM:

	case KVM_REG_RISCV_ISA_EXT | KVM_REG_RISCV_ISA_SINGLE | KVM_RISCV_ISA_EXT_ZILSD:

	case KVM_REG_RISCV_ISA_EXT | KVM_REG_RISCV_ISA_SINGLE | KVM_RISCV_ISA_EXT_ZIMOP:

	case KVM_REG_RISCV_ISA_EXT | KVM_REG_RISCV_ISA_SINGLE | KVM_RISCV_ISA_EXT_ZKND:

	case KVM_REG_RISCV_ISA_EXT | KVM_REG_RISCV_ISA_SINGLE | KVM_RISCV_ISA_EXT_ZKNE:
@@ -538,6 +540,7 @@ static const char *isa_ext_single_id_to_str(__u64 reg_off) 
		KVM_ISA_EXT_ARR(ZCB),

		KVM_ISA_EXT_ARR(ZCD),

		KVM_ISA_EXT_ARR(ZCF),

		KVM_ISA_EXT_ARR(ZCLSD),

		KVM_ISA_EXT_ARR(ZCMOP),

		KVM_ISA_EXT_ARR(ZFA),

		KVM_ISA_EXT_ARR(ZFBFMIN),
@@ -554,6 +557,7 @@ static const char *isa_ext_single_id_to_str(__u64 reg_off) 
		KVM_ISA_EXT_ARR(ZIHINTNTL),

		KVM_ISA_EXT_ARR(ZIHINTPAUSE),

		KVM_ISA_EXT_ARR(ZIHPM),

		KVM_ISA_EXT_ARR(ZILSD),

		KVM_ISA_EXT_ARR(ZIMOP),

		KVM_ISA_EXT_ARR(ZKND),

		KVM_ISA_EXT_ARR(ZKNE),
@@ -1179,6 +1183,7 @@ KVM_ISA_EXT_SIMPLE_CONFIG(zca, ZCA); 
KVM_ISA_EXT_SIMPLE_CONFIG(zcb, ZCB);

KVM_ISA_EXT_SIMPLE_CONFIG(zcd, ZCD);

KVM_ISA_EXT_SIMPLE_CONFIG(zcf, ZCF);

KVM_ISA_EXT_SIMPLE_CONFIG(zclsd, ZCLSD);

KVM_ISA_EXT_SIMPLE_CONFIG(zcmop, ZCMOP);

KVM_ISA_EXT_SIMPLE_CONFIG(zfa, ZFA);

KVM_ISA_EXT_SIMPLE_CONFIG(zfbfmin, ZFBFMIN);
@@ -1195,6 +1200,7 @@ KVM_ISA_EXT_SIMPLE_CONFIG(zifencei, ZIFENCEI); 
KVM_ISA_EXT_SIMPLE_CONFIG(zihintntl, ZIHINTNTL);

KVM_ISA_EXT_SIMPLE_CONFIG(zihintpause, ZIHINTPAUSE);

KVM_ISA_EXT_SIMPLE_CONFIG(zihpm, ZIHPM);

KVM_ISA_EXT_SIMPLE_CONFIG(zilsd, ZILSD);

KVM_ISA_EXT_SIMPLE_CONFIG(zimop, ZIMOP);

KVM_ISA_EXT_SIMPLE_CONFIG(zknd, ZKND);

KVM_ISA_EXT_SIMPLE_CONFIG(zkne, ZKNE);
@@ -1259,6 +1265,7 @@ struct vcpu_reg_list *vcpu_configs[] = { 
	&config_zcb,

	&config_zcd,

	&config_zcf,

	&config_zclsd,

	&config_zcmop,

	&config_zfa,

	&config_zfbfmin,
@@ -1275,6 +1282,7 @@ struct vcpu_reg_list *vcpu_configs[] = { 
	&config_zihintntl,

	&config_zihintpause,

	&config_zihpm,

	&config_zilsd,

	&config_zimop,

	&config_zknd,

	&config_zkne,