Commit b15d9713 authored by Miquel Raynal's avatar Miquel Raynal
Browse files

mtd: spinand: Use more specific naming for the reset op 



SPI operations have been initially described through macros implicitly
implying the use of a single SPI SDR bus. Macros for supporting dual and
quad I/O transfers have been added on top, generally inspired by vendor
vendor naming, followed by DTR operations. Soon we might see octal
and even octal DTR operations as well (including the opcode byte).

Let's clarify what the macro really means by describing the expected bus
topology in the reset macro name.

Reviewed-by: default avatarTudor Ambarus <tudor.ambarus@linaro.org>
Signed-off-by: default avatarMiquel Raynal <miquel.raynal@bootlin.com>
parent d2d10ede

drivers/mtd/nand/spi/core.c

+1 −1
Original line number Diff line number Diff line
@@ -596,7 +596,7 @@ static int spinand_read_id_op(struct spinand_device *spinand, u8 naddr, 


static int spinand_reset_op(struct spinand_device *spinand)

{

	struct spi_mem_op op = SPINAND_RESET_OP;

	struct spi_mem_op op = SPINAND_RESET_1S_0_0_OP;

	int ret;



	ret = spi_mem_exec_op(spinand->spimem, &op);

include/linux/mtd/spinand.h

+1 −1
Original line number Diff line number Diff line
@@ -20,7 +20,7 @@ 
 * Standard SPI NAND flash operations

 */



#define SPINAND_RESET_OP						\

#define SPINAND_RESET_1S_0_0_OP						\

	SPI_MEM_OP(SPI_MEM_OP_CMD(0xff, 1),				\

		   SPI_MEM_OP_NO_ADDR,					\

		   SPI_MEM_OP_NO_DUMMY,					\