Loading
drm/amdgpu: attach tlb fence to the PTs update
Ensure the userq TLB flush is emitted only after the VM update finishes and the PT BOs have been annotated with bookkeeping fences. Suggested-by:Christian König <christian.koenig@amd.com> Signed-off-by:
Prike Liang <Prike.Liang@amd.com> Reviewed-by:
Christian König <christian.koenig@amd.com> Signed-off-by:
Alex Deucher <alexander.deucher@amd.com> (cherry picked from commit f3854e04) Cc: stable@vger.kernel.org