Commit b5080c7c authored by Vignesh Raghavendra's avatar Vignesh Raghavendra
Browse files

arm64: dts: ti: k3-am62p: Add nodes for more IPs 



The am62px shares many of the same IP as the existing am62x family
of SoCs, Introduce more nodes for hardware available on the am62p5.

Signed-off-by: default avatarBryan Brattlof <bb@ti.com>
Link: https://lore.kernel.org/r/20231019223055.1574125-5-bb@ti.com


Signed-off-by: default avatarVignesh Raghavendra <vigneshr@ti.com>
parent 6f8605fd

arch/arm64/boot/dts/ti/k3-am62p-main.dtsi

+756 −8
Original line number Diff line number Diff line
@@ -40,18 +40,37 @@ gic_its: msi-controller@1820000 { 
		};

	};



	main_conf: bus@100000 {

		compatible = "simple-bus";

		reg = <0x00 0x00100000 0x00 0x20000>;

		#address-cells = <1>;

		#size-cells = <1>;

		ranges = <0x00 0x00 0x00100000 0x20000>;



		phy_gmii_sel: phy@4044 {

			compatible = "ti,am654-phy-gmii-sel";

			reg = <0x4044 0x8>;

			#phy-cells = <1>;

		};



		epwm_tbclk: clock-controller@4130 {

			compatible = "ti,am62-epwm-tbclk";

			reg = <0x4130 0x4>;

			#clock-cells = <1>;

		};

	};



	dmss: bus@48000000 {

		bootph-all;

		compatible = "simple-bus";

		#address-cells = <2>;

		#size-cells = <2>;

		dma-ranges;

		ranges = <0x00 0x48000000 0x00 0x48000000 0x00 0x06400000>;

		bootph-all;



		ti,sci-dev-id = <25>;



		secure_proxy_main: mailbox@4d000000 {

			bootph-all;

			compatible = "ti,am654-secure-proxy";

			#mbox-cells = <1>;

			reg-names = "target_data", "rt", "scfg";
@@ -60,11 +79,76 @@ secure_proxy_main: mailbox@4d000000 { 
			      <0x00 0x4a400000 0x00 0x80000>;

			interrupt-names = "rx_012";

			interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;

			bootph-all;

		};



		inta_main_dmss: interrupt-controller@48000000 {

			compatible = "ti,sci-inta";

			reg = <0x00 0x48000000 0x00 0x100000>;

			#interrupt-cells = <0>;

			interrupt-controller;

			interrupt-parent = <&gic500>;

			msi-controller;

			ti,sci = <&dmsc>;

			ti,sci-dev-id = <28>;

			ti,interrupt-ranges = <5 69 35>;

			ti,unmapped-event-sources = <&main_bcdma>, <&main_pktdma>;

		};



	dmsc: system-controller@44043000 {

		main_bcdma: dma-controller@485c0100 {

			compatible = "ti,am64-dmss-bcdma";

			reg = <0x00 0x485c0100 0x00 0x100>,

			      <0x00 0x4c000000 0x00 0x20000>,

			      <0x00 0x4a820000 0x00 0x20000>,

			      <0x00 0x4aa40000 0x00 0x20000>,

			      <0x00 0x4bc00000 0x00 0x100000>;

			reg-names = "gcfg", "bchanrt", "rchanrt", "tchanrt", "ringrt";

			msi-parent = <&inta_main_dmss>;

			#dma-cells = <3>;



			ti,sci = <&dmsc>;

			ti,sci-dev-id = <26>;

			ti,sci-rm-range-bchan = <0x20>; /* BLOCK_COPY_CHAN */

			ti,sci-rm-range-rchan = <0x21>; /* SPLIT_TR_RX_CHAN */

			ti,sci-rm-range-tchan = <0x22>; /* SPLIT_TR_TX_CHAN */

			bootph-all;

		};



		main_pktdma: dma-controller@485c0000 {

			compatible = "ti,am64-dmss-pktdma";

			reg = <0x00 0x485c0000 0x00 0x100>,

			      <0x00 0x4a800000 0x00 0x20000>,

			      <0x00 0x4aa00000 0x00 0x40000>,

			      <0x00 0x4b800000 0x00 0x400000>;

			reg-names = "gcfg", "rchanrt", "tchanrt", "ringrt";

			msi-parent = <&inta_main_dmss>;

			#dma-cells = <2>;

			bootph-all;



			ti,sci = <&dmsc>;

			ti,sci-dev-id = <30>;

			ti,sci-rm-range-tchan = <0x23>, /* UNMAPPED_TX_CHAN */

						<0x24>, /* CPSW_TX_CHAN */

						<0x25>, /* SAUL_TX_0_CHAN */

						<0x26>; /* SAUL_TX_1_CHAN */

			ti,sci-rm-range-tflow = <0x10>, /* RING_UNMAPPED_TX_CHAN */

						<0x11>, /* RING_CPSW_TX_CHAN */

						<0x12>, /* RING_SAUL_TX_0_CHAN */

						<0x13>; /* RING_SAUL_TX_1_CHAN */

			ti,sci-rm-range-rchan = <0x29>, /* UNMAPPED_RX_CHAN */

						<0x2b>, /* CPSW_RX_CHAN */

						<0x2d>, /* SAUL_RX_0_CHAN */

						<0x2f>, /* SAUL_RX_1_CHAN */

						<0x31>, /* SAUL_RX_2_CHAN */

						<0x33>; /* SAUL_RX_3_CHAN */

			ti,sci-rm-range-rflow = <0x2a>, /* FLOW_UNMAPPED_RX_CHAN */

						<0x2c>, /* FLOW_CPSW_RX_CHAN */

						<0x2e>, /* FLOW_SAUL_RX_0/1_CHAN */

						<0x32>; /* FLOW_SAUL_RX_2/3_CHAN */

		};

	};



	dmsc: system-controller@44043000 {

		compatible = "ti,k2g-sci";

		ti,host-id = <12>;

		mbox-names = "rx", "tx";
@@ -72,37 +156,72 @@ dmsc: system-controller@44043000 { 
			 <&secure_proxy_main 13>;

		reg-names = "debug_messages";

		reg = <0x00 0x44043000 0x00 0xfe0>;

		bootph-all;



		k3_pds: power-controller {

			bootph-all;

			compatible = "ti,sci-pm-domain";

			#power-domain-cells = <2>;

			bootph-all;

		};



		k3_clks: clock-controller {

			bootph-all;

			compatible = "ti,k2g-sci-clk";

			#clock-cells = <2>;

			bootph-all;

		};



		k3_reset: reset-controller {

			bootph-all;

			compatible = "ti,sci-reset";

			#reset-cells = <2>;

			bootph-all;

		};

	};



	main_pmx0: pinctrl@f4000 {

	crypto: crypto@40900000 {

		compatible = "ti,am62-sa3ul";

		reg = <0x00 0x40900000 0x00 0x1200>;

		#address-cells = <2>;

		#size-cells = <2>;

		ranges = <0x00 0x40900000 0x00 0x40900000 0x00 0x30000>;



		dmas = <&main_pktdma 0xf501 0>, <&main_pktdma 0x7506 0>,

		       <&main_pktdma 0x7507 0>;

		dma-names = "tx", "rx1", "rx2";

	};



	secure_proxy_sa3: mailbox@43600000 {

		compatible = "ti,am654-secure-proxy";

		#mbox-cells = <1>;

		reg-names = "target_data", "rt", "scfg";

		reg = <0x00 0x43600000 0x00 0x10000>,

		      <0x00 0x44880000 0x00 0x20000>,

		      <0x00 0x44860000 0x00 0x20000>;

		/*

		 * Marked Disabled:

		 * Node is incomplete as it is meant for bootloaders and

		 * firmware on non-MPU processors

		 */

		status = "disabled";

		bootph-all;

	};



	main_pmx0: pinctrl@f4000 {

		compatible = "pinctrl-single";

		reg = <0x00 0xf4000 0x00 0x2ac>;

		#pinctrl-cells = <1>;

		pinctrl-single,register-width = <32>;

		pinctrl-single,function-mask = <0xffffffff>;

		bootph-all;

	};



	main_esm: esm@420000 {

		compatible = "ti,j721e-esm";

		reg = <0x00 0x420000 0x00 0x1000>;

		ti,esm-pins = <160>, <161>, <162>, <163>, <177>, <178>;

		bootph-pre-ram;

	};



	main_timer0: timer@2400000 {

		bootph-all;

		compatible = "ti,am654-timer";

		reg = <0x00 0x2400000 0x00 0x400>;

		interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>;
@@ -112,6 +231,91 @@ main_timer0: timer@2400000 { 
		assigned-clock-parents = <&k3_clks 36 3>;

		power-domains = <&k3_pds 36 TI_SCI_PD_EXCLUSIVE>;

		ti,timer-pwm;

		bootph-all;

	};



	main_timer1: timer@2410000 {

		compatible = "ti,am654-timer";

		reg = <0x00 0x2410000 0x00 0x400>;

		interrupts = <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>;

		clocks = <&k3_clks 37 2>;

		clock-names = "fck";

		assigned-clocks = <&k3_clks 37 2>;

		assigned-clock-parents = <&k3_clks 37 3>;

		power-domains = <&k3_pds 37 TI_SCI_PD_EXCLUSIVE>;

		ti,timer-pwm;

	};



	main_timer2: timer@2420000 {

		compatible = "ti,am654-timer";

		reg = <0x00 0x2420000 0x00 0x400>;

		interrupts = <GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>;

		clocks = <&k3_clks 38 2>;

		clock-names = "fck";

		assigned-clocks = <&k3_clks 38 2>;

		assigned-clock-parents = <&k3_clks 38 3>;

		power-domains = <&k3_pds 38 TI_SCI_PD_EXCLUSIVE>;

		ti,timer-pwm;

	};



	main_timer3: timer@2430000 {

		compatible = "ti,am654-timer";

		reg = <0x00 0x2430000 0x00 0x400>;

		interrupts = <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>;

		clocks = <&k3_clks 39 2>;

		clock-names = "fck";

		assigned-clocks = <&k3_clks 39 2>;

		assigned-clock-parents = <&k3_clks 39 3>;

		power-domains = <&k3_pds 39 TI_SCI_PD_EXCLUSIVE>;

		ti,timer-pwm;

	};



	main_timer4: timer@2440000 {

		compatible = "ti,am654-timer";

		reg = <0x00 0x2440000 0x00 0x400>;

		interrupts = <GIC_SPI 124 IRQ_TYPE_LEVEL_HIGH>;

		clocks = <&k3_clks 40 2>;

		clock-names = "fck";

		assigned-clocks = <&k3_clks 40 2>;

		assigned-clock-parents = <&k3_clks 40 3>;

		power-domains = <&k3_pds 40 TI_SCI_PD_EXCLUSIVE>;

		ti,timer-pwm;

	};



	main_timer5: timer@2450000 {

		compatible = "ti,am654-timer";

		reg = <0x00 0x2450000 0x00 0x400>;

		interrupts = <GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>;

		clocks = <&k3_clks 41 2>;

		clock-names = "fck";

		assigned-clocks = <&k3_clks 41 2>;

		assigned-clock-parents = <&k3_clks 41 3>;

		power-domains = <&k3_pds 41 TI_SCI_PD_EXCLUSIVE>;

		ti,timer-pwm;

	};



	main_timer6: timer@2460000 {

		compatible = "ti,am654-timer";

		reg = <0x00 0x2460000 0x00 0x400>;

		interrupts = <GIC_SPI 126 IRQ_TYPE_LEVEL_HIGH>;

		clocks = <&k3_clks 42 2>;

		clock-names = "fck";

		assigned-clocks = <&k3_clks 42 2>;

		assigned-clock-parents = <&k3_clks 42 3>;

		power-domains = <&k3_pds 42 TI_SCI_PD_EXCLUSIVE>;

		ti,timer-pwm;

	};



	main_timer7: timer@2470000 {

		compatible = "ti,am654-timer";

		reg = <0x00 0x2470000 0x00 0x400>;

		interrupts = <GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH>;

		clocks = <&k3_clks 43 2>;

		clock-names = "fck";

		assigned-clocks = <&k3_clks 43 2>;

		assigned-clock-parents = <&k3_clks 43 3>;

		power-domains = <&k3_pds 43 TI_SCI_PD_EXCLUSIVE>;

		ti,timer-pwm;

	};



	main_uart0: serial@2800000 {
@@ -133,4 +337,548 @@ main_uart1: serial@2810000 { 
		clock-names = "fclk";

		status = "disabled";

	};



	main_uart2: serial@2820000 {

		compatible = "ti,am64-uart", "ti,am654-uart";

		reg = <0x00 0x02820000 0x00 0x100>;

		interrupts = <GIC_SPI 180 IRQ_TYPE_LEVEL_HIGH>;

		power-domains = <&k3_pds 153 TI_SCI_PD_EXCLUSIVE>;

		clocks = <&k3_clks 153 0>;

		clock-names = "fclk";

		status = "disabled";

	};



	main_uart3: serial@2830000 {

		compatible = "ti,am64-uart", "ti,am654-uart";

		reg = <0x00 0x02830000 0x00 0x100>;

		interrupts = <GIC_SPI 181 IRQ_TYPE_LEVEL_HIGH>;

		power-domains = <&k3_pds 154 TI_SCI_PD_EXCLUSIVE>;

		clocks = <&k3_clks 154 0>;

		clock-names = "fclk";

		status = "disabled";

	};



	main_uart4: serial@2840000 {

		compatible = "ti,am64-uart", "ti,am654-uart";

		reg = <0x00 0x02840000 0x00 0x100>;

		interrupts = <GIC_SPI 182 IRQ_TYPE_LEVEL_HIGH>;

		power-domains = <&k3_pds 155 TI_SCI_PD_EXCLUSIVE>;

		clocks = <&k3_clks 155 0>;

		clock-names = "fclk";

		status = "disabled";

	};



	main_uart5: serial@2850000 {

		compatible = "ti,am64-uart", "ti,am654-uart";

		reg = <0x00 0x02850000 0x00 0x100>;

		interrupts = <GIC_SPI 183 IRQ_TYPE_LEVEL_HIGH>;

		power-domains = <&k3_pds 156 TI_SCI_PD_EXCLUSIVE>;

		clocks = <&k3_clks 156 0>;

		clock-names = "fclk";

		status = "disabled";

	};



	main_uart6: serial@2860000 {

		compatible = "ti,am64-uart", "ti,am654-uart";

		reg = <0x00 0x02860000 0x00 0x100>;

		interrupts = <GIC_SPI 184 IRQ_TYPE_LEVEL_HIGH>;

		power-domains = <&k3_pds 158 TI_SCI_PD_EXCLUSIVE>;

		clocks = <&k3_clks 158 0>;

		clock-names = "fclk";

		status = "disabled";

	};



	main_i2c0: i2c@20000000 {

		compatible = "ti,am64-i2c", "ti,omap4-i2c";

		reg = <0x00 0x20000000 0x00 0x100>;

		interrupts = <GIC_SPI 161 IRQ_TYPE_LEVEL_HIGH>;

		#address-cells = <1>;

		#size-cells = <0>;

		power-domains = <&k3_pds 102 TI_SCI_PD_EXCLUSIVE>;

		clocks = <&k3_clks 102 2>;

		clock-names = "fck";

		status = "disabled";

	};



	main_i2c1: i2c@20010000 {

		compatible = "ti,am64-i2c", "ti,omap4-i2c";

		reg = <0x00 0x20010000 0x00 0x100>;

		interrupts = <GIC_SPI 162 IRQ_TYPE_LEVEL_HIGH>;

		#address-cells = <1>;

		#size-cells = <0>;

		power-domains = <&k3_pds 103 TI_SCI_PD_EXCLUSIVE>;

		clocks = <&k3_clks 103 2>;

		clock-names = "fck";

		status = "disabled";

	};



	main_i2c2: i2c@20020000 {

		compatible = "ti,am64-i2c", "ti,omap4-i2c";

		reg = <0x00 0x20020000 0x00 0x100>;

		interrupts = <GIC_SPI 163 IRQ_TYPE_LEVEL_HIGH>;

		#address-cells = <1>;

		#size-cells = <0>;

		power-domains = <&k3_pds 104 TI_SCI_PD_EXCLUSIVE>;

		clocks = <&k3_clks 104 2>;

		clock-names = "fck";

		status = "disabled";

	};



	main_i2c3: i2c@20030000 {

		compatible = "ti,am64-i2c", "ti,omap4-i2c";

		reg = <0x00 0x20030000 0x00 0x100>;

		interrupts = <GIC_SPI 164 IRQ_TYPE_LEVEL_HIGH>;

		#address-cells = <1>;

		#size-cells = <0>;

		power-domains = <&k3_pds 105 TI_SCI_PD_EXCLUSIVE>;

		clocks = <&k3_clks 105 2>;

		clock-names = "fck";

		status = "disabled";

	};



	main_spi0: spi@20100000 {

		compatible = "ti,am654-mcspi", "ti,omap4-mcspi";

		reg = <0x00 0x20100000 0x00 0x400>;

		interrupts = <GIC_SPI 172 IRQ_TYPE_LEVEL_HIGH>;

		#address-cells = <1>;

		#size-cells = <0>;

		power-domains = <&k3_pds 141 TI_SCI_PD_EXCLUSIVE>;

		clocks = <&k3_clks 141 0>;

		status = "disabled";

	};



	main_spi1: spi@20110000 {

		compatible = "ti,am654-mcspi","ti,omap4-mcspi";

		reg = <0x00 0x20110000 0x00 0x400>;

		interrupts = <GIC_SPI 173 IRQ_TYPE_LEVEL_HIGH>;

		#address-cells = <1>;

		#size-cells = <0>;

		power-domains = <&k3_pds 142 TI_SCI_PD_EXCLUSIVE>;

		clocks = <&k3_clks 142 0>;

		status = "disabled";

	};



	main_spi2: spi@20120000 {

		compatible = "ti,am654-mcspi","ti,omap4-mcspi";

		reg = <0x00 0x20120000 0x00 0x400>;

		interrupts = <GIC_SPI 174 IRQ_TYPE_LEVEL_HIGH>;

		#address-cells = <1>;

		#size-cells = <0>;

		power-domains = <&k3_pds 143 TI_SCI_PD_EXCLUSIVE>;

		clocks = <&k3_clks 143 0>;

		status = "disabled";

	};



	main_gpio_intr: interrupt-controller@a00000 {

		compatible = "ti,sci-intr";

		reg = <0x00 0x00a00000 0x00 0x800>;

		ti,intr-trigger-type = <1>;

		interrupt-controller;

		interrupt-parent = <&gic500>;

		#interrupt-cells = <1>;

		ti,sci = <&dmsc>;

		ti,sci-dev-id = <3>;

		ti,interrupt-ranges = <0 32 16>;

	};



	main_gpio0: gpio@600000 {

		compatible = "ti,am64-gpio", "ti,keystone-gpio";

		reg = <0x00 0x00600000 0x00 0x100>;

		gpio-controller;

		#gpio-cells = <2>;

		interrupt-parent = <&main_gpio_intr>;

		interrupts = <190>, <191>, <192>,

			     <193>, <194>, <195>;

		interrupt-controller;

		#interrupt-cells = <2>;

		ti,ngpio = <92>;

		ti,davinci-gpio-unbanked = <0>;

		power-domains = <&k3_pds 77 TI_SCI_PD_EXCLUSIVE>;

		clocks = <&k3_clks 77 0>;

		clock-names = "gpio";

	};



	main_gpio1: gpio@601000 {

		compatible = "ti,am64-gpio", "ti,keystone-gpio";

		reg = <0x00 0x00601000 0x00 0x100>;

		gpio-controller;

		#gpio-cells = <2>;

		interrupt-parent = <&main_gpio_intr>;

		interrupts = <180>, <181>, <182>,

			     <183>, <184>, <185>;

		interrupt-controller;

		#interrupt-cells = <2>;

		ti,ngpio = <52>;

		ti,davinci-gpio-unbanked = <0>;

		power-domains = <&k3_pds 78 TI_SCI_PD_EXCLUSIVE>;

		clocks = <&k3_clks 78 0>;

		clock-names = "gpio";

	};



	sdhci0: mmc@fa10000 {

		compatible = "ti,am64-sdhci-8bit";

		reg = <0x00 0x0fa10000 0x00 0x1000>, <0x00 0x0fa18000 0x00 0x400>;

		interrupts = <GIC_SPI 133 IRQ_TYPE_LEVEL_HIGH>;

		power-domains = <&k3_pds 57 TI_SCI_PD_EXCLUSIVE>;

		clocks = <&k3_clks 57 1>, <&k3_clks 57 2>;

		clock-names = "clk_ahb", "clk_xin";

		assigned-clocks = <&k3_clks 57 2>;

		assigned-clock-parents = <&k3_clks 57 4>;

		ti,otap-del-sel-legacy = <0x0>;

		status = "disabled";

	};



	sdhci1: mmc@fa00000 {

		compatible = "ti,am62-sdhci";

		reg = <0x00 0x0fa00000 0x00 0x1000>, <0x00 0x0fa08000 0x00 0x400>;

		interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;

		power-domains = <&k3_pds 58 TI_SCI_PD_EXCLUSIVE>;

		clocks = <&k3_clks 58 5>, <&k3_clks 58 6>;

		clock-names = "clk_ahb", "clk_xin";

		ti,otap-del-sel-legacy = <0x8>;

		status = "disabled";

	};



	sdhci2: mmc@fa20000 {

		compatible = "ti,am62-sdhci";

		reg = <0x00 0x0fa20000 0x00 0x1000>, <0x00 0x0fa28000 0x00 0x400>;

		interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>;

		power-domains = <&k3_pds 184 TI_SCI_PD_EXCLUSIVE>;

		clocks = <&k3_clks 184 5>, <&k3_clks 184 6>;

		clock-names = "clk_ahb", "clk_xin";

		ti,otap-del-sel-legacy = <0x8>;

		status = "disabled";

	};



	fss: bus@fc00000 {

		compatible = "simple-bus";

		reg = <0x00 0x0fc00000 0x00 0x70000>;

		#address-cells = <2>;

		#size-cells = <2>;

		ranges;



		ospi0: spi@fc40000 {

			compatible = "ti,am654-ospi", "cdns,qspi-nor";

			reg = <0x00 0x0fc40000 0x00 0x100>,

			      <0x05 0x00000000 0x01 0x00000000>;

			interrupts = <GIC_SPI 139 IRQ_TYPE_LEVEL_HIGH>;

			cdns,fifo-depth = <256>;

			cdns,fifo-width = <4>;

			cdns,trigger-address = <0x0>;

			clocks = <&k3_clks 75 7>;

			assigned-clocks = <&k3_clks 75 7>;

			assigned-clock-parents = <&k3_clks 75 8>;

			assigned-clock-rates = <166666666>;

			power-domains = <&k3_pds 75 TI_SCI_PD_EXCLUSIVE>;

			#address-cells = <1>;

			#size-cells = <0>;

			status = "disabled";

		};

	};



	cpsw3g: ethernet@8000000 {

		compatible = "ti,am642-cpsw-nuss";

		#address-cells = <2>;

		#size-cells = <2>;

		reg = <0x00 0x08000000 0x00 0x200000>;

		reg-names = "cpsw_nuss";

		ranges = <0x00 0x00 0x00 0x08000000 0x00 0x200000>;

		clocks = <&k3_clks 13 0>;

		assigned-clocks = <&k3_clks 13 3>;

		assigned-clock-parents = <&k3_clks 13 11>;

		clock-names = "fck";

		power-domains = <&k3_pds 13 TI_SCI_PD_EXCLUSIVE>;



		dmas = <&main_pktdma 0xc600 15>,

		       <&main_pktdma 0xc601 15>,

		       <&main_pktdma 0xc602 15>,

		       <&main_pktdma 0xc603 15>,

		       <&main_pktdma 0xc604 15>,

		       <&main_pktdma 0xc605 15>,

		       <&main_pktdma 0xc606 15>,

		       <&main_pktdma 0xc607 15>,

		       <&main_pktdma 0x4600 15>;

		dma-names = "tx0", "tx1", "tx2", "tx3", "tx4", "tx5", "tx6",

			    "tx7", "rx";



		ethernet-ports {

			#address-cells = <1>;

			#size-cells = <0>;



			cpsw_port1: port@1 {

				reg = <1>;

				ti,mac-only;

				label = "port1";

				phys = <&phy_gmii_sel 1>;

				mac-address = [00 00 00 00 00 00];

			};



			cpsw_port2: port@2 {

				reg = <2>;

				ti,mac-only;

				label = "port2";

				phys = <&phy_gmii_sel 2>;

				mac-address = [00 00 00 00 00 00];

			};

		};



		cpsw3g_mdio: mdio@f00 {

			compatible = "ti,cpsw-mdio","ti,davinci_mdio";

			reg = <0x00 0xf00 0x00 0x100>;

			#address-cells = <1>;

			#size-cells = <0>;

			clocks = <&k3_clks 13 0>;

			clock-names = "fck";

			bus_freq = <1000000>;

			status = "disabled";

		};



		cpts@3d000 {

			compatible = "ti,j721e-cpts";

			reg = <0x00 0x3d000 0x00 0x400>;

			clocks = <&k3_clks 13 3>;

			clock-names = "cpts";

			interrupts-extended = <&gic500 GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>;

			interrupt-names = "cpts";

			ti,cpts-ext-ts-inputs = <4>;

			ti,cpts-periodic-outputs = <2>;

		};

	};



	hwspinlock: spinlock@2a000000 {

		compatible = "ti,am64-hwspinlock";

		reg = <0x00 0x2a000000 0x00 0x1000>;

		#hwlock-cells = <1>;

	};



	mailbox0_cluster0: mailbox@29000000 {

		compatible = "ti,am64-mailbox";

		reg = <0x00 0x29000000 0x00 0x200>;

		interrupts = <GIC_SPI 76 IRQ_TYPE_LEVEL_HIGH>;

		#mbox-cells = <1>;

		ti,mbox-num-users = <4>;

		ti,mbox-num-fifos = <16>;

	};



	mailbox0_cluster1: mailbox@29010000 {

		compatible = "ti,am64-mailbox";

		reg = <0x00 0x29010000 0x00 0x200>;

		interrupts = <GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>;

		#mbox-cells = <1>;

		ti,mbox-num-users = <4>;

		ti,mbox-num-fifos = <16>;

	};



	mailbox0_cluster2: mailbox@29020000 {

		compatible = "ti,am64-mailbox";

		reg = <0x00 0x29020000 0x00 0x200>;

		interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>;

		#mbox-cells = <1>;

		ti,mbox-num-users = <4>;

		ti,mbox-num-fifos = <16>;

	};



	mailbox0_cluster3: mailbox@29030000 {

		compatible = "ti,am64-mailbox";

		reg = <0x00 0x29030000 0x00 0x200>;

		interrupts = <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>;

		#mbox-cells = <1>;

		ti,mbox-num-users = <4>;

		ti,mbox-num-fifos = <16>;

	};



	ecap0: pwm@23100000 {

		compatible = "ti,am3352-ecap";

		#pwm-cells = <3>;

		reg = <0x00 0x23100000 0x00 0x100>;

		power-domains = <&k3_pds 51 TI_SCI_PD_EXCLUSIVE>;

		clocks = <&k3_clks 51 0>;

		clock-names = "fck";

		status = "disabled";

	};



	ecap1: pwm@23110000 {

		compatible = "ti,am3352-ecap";

		#pwm-cells = <3>;

		reg = <0x00 0x23110000 0x00 0x100>;

		power-domains = <&k3_pds 52 TI_SCI_PD_EXCLUSIVE>;

		clocks = <&k3_clks 52 0>;

		clock-names = "fck";

		status = "disabled";

	};



	ecap2: pwm@23120000 {

		compatible = "ti,am3352-ecap";

		#pwm-cells = <3>;

		reg = <0x00 0x23120000 0x00 0x100>;

		power-domains = <&k3_pds 53 TI_SCI_PD_EXCLUSIVE>;

		clocks = <&k3_clks 53 0>;

		clock-names = "fck";

		status = "disabled";

	};



	main_mcan0: can@20701000 {

		compatible = "bosch,m_can";

		reg = <0x00 0x20701000 0x00 0x200>,

		      <0x00 0x20708000 0x00 0x8000>;

		reg-names = "m_can", "message_ram";

		power-domains = <&k3_pds 98 TI_SCI_PD_EXCLUSIVE>;

		clocks = <&k3_clks 98 6>, <&k3_clks 98 1>;

		clock-names = "hclk", "cclk";

		interrupts = <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 156 IRQ_TYPE_LEVEL_HIGH>;

		interrupt-names = "int0", "int1";

		bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;

		status = "disabled";

	};



	main_mcan1: can@20711000 {

		compatible = "bosch,m_can";

		reg = <0x00 0x20711000 0x00 0x200>,

		      <0x00 0x20718000 0x00 0x8000>;

		reg-names = "m_can", "message_ram";

		power-domains = <&k3_pds 99 TI_SCI_PD_EXCLUSIVE>;

		clocks = <&k3_clks 99 6>, <&k3_clks 99 1>;

		clock-names = "hclk", "cclk";

		interrupts = <GIC_SPI 213 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 214 IRQ_TYPE_LEVEL_HIGH>;

		interrupt-names = "int0", "int1";

		bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;

		status = "disabled";

	};



	main_rti0: watchdog@e000000 {

		compatible = "ti,j7-rti-wdt";

		reg = <0x00 0x0e000000 0x00 0x100>;

		clocks = <&k3_clks 125 0>;

		power-domains = <&k3_pds 125 TI_SCI_PD_EXCLUSIVE>;

		assigned-clocks = <&k3_clks 125 0>;

		assigned-clock-parents = <&k3_clks 125 2>;

	};



	main_rti1: watchdog@e010000 {

		compatible = "ti,j7-rti-wdt";

		reg = <0x00 0x0e010000 0x00 0x100>;

		clocks = <&k3_clks 126 0>;

		power-domains = <&k3_pds 126 TI_SCI_PD_EXCLUSIVE>;

		assigned-clocks = <&k3_clks 126 0>;

		assigned-clock-parents = <&k3_clks 126 2>;

	};



	main_rti2: watchdog@e020000 {

		compatible = "ti,j7-rti-wdt";

		reg = <0x00 0x0e020000 0x00 0x100>;

		clocks = <&k3_clks 127 0>;

		power-domains = <&k3_pds 127 TI_SCI_PD_EXCLUSIVE>;

		assigned-clocks = <&k3_clks 127 0>;

		assigned-clock-parents = <&k3_clks 127 2>;

	};



	main_rti3: watchdog@e030000 {

		compatible = "ti,j7-rti-wdt";

		reg = <0x00 0x0e030000 0x00 0x100>;

		clocks = <&k3_clks 128 0>;

		power-domains = <&k3_pds 128 TI_SCI_PD_EXCLUSIVE>;

		assigned-clocks = <&k3_clks 128 0>;

		assigned-clock-parents = <&k3_clks 128 2>;

	};



	main_rti15: watchdog@e0f0000 {

		compatible = "ti,j7-rti-wdt";

		reg = <0x00 0x0e0f0000 0x00 0x100>;

		clocks = <&k3_clks 130 0>;

		power-domains = <&k3_pds 130 TI_SCI_PD_EXCLUSIVE>;

		assigned-clocks = <&k3_clks 130 0>;

		assigned-clock-parents = <&k3_clks 130 2>;

	};



	epwm0: pwm@23000000 {

		compatible = "ti,am64-epwm", "ti,am3352-ehrpwm";

		#pwm-cells = <3>;

		reg = <0x00 0x23000000 0x00 0x100>;

		power-domains = <&k3_pds 86 TI_SCI_PD_EXCLUSIVE>;

		clocks = <&epwm_tbclk 0>, <&k3_clks 86 0>;

		clock-names = "tbclk", "fck";

		status = "disabled";

	};



	epwm1: pwm@23010000 {

		compatible = "ti,am64-epwm", "ti,am3352-ehrpwm";

		#pwm-cells = <3>;

		reg = <0x00 0x23010000 0x00 0x100>;

		power-domains = <&k3_pds 87 TI_SCI_PD_EXCLUSIVE>;

		clocks = <&epwm_tbclk 1>, <&k3_clks 87 0>;

		clock-names = "tbclk", "fck";

		status = "disabled";

	};



	epwm2: pwm@23020000 {

		compatible = "ti,am64-epwm", "ti,am3352-ehrpwm";

		#pwm-cells = <3>;

		reg = <0x00 0x23020000 0x00 0x100>;

		power-domains = <&k3_pds 88 TI_SCI_PD_EXCLUSIVE>;

		clocks = <&epwm_tbclk 2>, <&k3_clks 88 0>;

		clock-names = "tbclk", "fck";

		status = "disabled";

	};



	mcasp0: audio-controller@2b00000 {

		compatible = "ti,am33xx-mcasp-audio";

		reg = <0x00 0x02b00000 0x00 0x2000>,

		      <0x00 0x02b08000 0x00 0x400>;

		reg-names = "mpu", "dat";

		interrupts = <GIC_SPI 236 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 235 IRQ_TYPE_LEVEL_HIGH>;

		interrupt-names = "tx", "rx";



		dmas = <&main_bcdma 0 0xc500 0>, <&main_bcdma 0 0x4500 0>;

		dma-names = "tx", "rx";



		clocks = <&k3_clks 190 0>;

		clock-names = "fck";

		assigned-clocks = <&k3_clks 190 0>;

		assigned-clock-parents = <&k3_clks 190 2>;

		power-domains = <&k3_pds 190 TI_SCI_PD_EXCLUSIVE>;

		status = "disabled";

	};



	mcasp1: audio-controller@2b10000 {

		compatible = "ti,am33xx-mcasp-audio";

		reg = <0x00 0x02b10000 0x00 0x2000>,

		      <0x00 0x02b18000 0x00 0x400>;

		reg-names = "mpu", "dat";

		interrupts = <GIC_SPI 238 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 237 IRQ_TYPE_LEVEL_HIGH>;

		interrupt-names = "tx", "rx";



		dmas = <&main_bcdma 0 0xc501 0>, <&main_bcdma 0 0x4501 0>;

		dma-names = "tx", "rx";



		clocks = <&k3_clks 191 0>;

		clock-names = "fck";

		assigned-clocks = <&k3_clks 191 0>;

		assigned-clock-parents = <&k3_clks 191 2>;

		power-domains = <&k3_pds 191 TI_SCI_PD_EXCLUSIVE>;

		status = "disabled";

	};



	mcasp2: audio-controller@2b20000 {

		compatible = "ti,am33xx-mcasp-audio";

		reg = <0x00 0x02b20000 0x00 0x2000>,

		      <0x00 0x02b28000 0x00 0x400>;

		reg-names = "mpu", "dat";

		interrupts = <GIC_SPI 240 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 239 IRQ_TYPE_LEVEL_HIGH>;

		interrupt-names = "tx", "rx";



		dmas = <&main_bcdma 0 0xc502 0>, <&main_bcdma 0 0x4502 0>;

		dma-names = "tx", "rx";



		clocks = <&k3_clks 192 0>;

		clock-names = "fck";

		assigned-clocks = <&k3_clks 192 0>;

		assigned-clock-parents = <&k3_clks 192 2>;

		power-domains = <&k3_pds 192 TI_SCI_PD_EXCLUSIVE>;

		status = "disabled";

	};

};

arch/arm64/boot/dts/ti/k3-am62p-mcu.dtsi

+190 −0

File changed.

Preview size limit exceeded, changes collapsed.

arch/arm64/boot/dts/ti/k3-am62p-thermal.dtsi

0 → 100644
+47 −0
Original line number Diff line number Diff line 
// SPDX-License-Identifier: GPL-2.0



#include <dt-bindings/thermal/thermal.h>



thermal_zones: thermal-zones {

	main0_thermal: main0-thermal {

		polling-delay-passive = <250>;	/* milliSeconds */

		polling-delay = <500>;		/* milliSeconds */

		thermal-sensors = <&wkup_vtm0 0>;



		trips {

			main0_crit: main0-crit {

				temperature = <125000>;	/* milliCelsius */

				hysteresis = <2000>;	/* milliCelsius */

				type = "critical";

			};

		};

	};



	main1_thermal: main1-thermal {

		polling-delay-passive = <250>;	/* milliSeconds */

		polling-delay = <500>;		/* milliSeconds */

		thermal-sensors = <&wkup_vtm0 1>;



		trips {

			main1_crit: main1-crit {

				temperature = <125000>;	/* milliCelsius */

				hysteresis = <2000>;	/* milliCelsius */

				type = "critical";

			};

		};

	};



	main2_thermal: main2-thermal {

	       polling-delay-passive = <250>;	/* milliSeconds */

	       polling-delay = <500>;		/* milliSeconds */

	       thermal-sensors = <&wkup_vtm0 2>;



		trips {

			main2_crit: main2-crit {

				temperature = <125000>;	/* milliCelsius */

				hysteresis = <2000>;	/* milliCelsius */

				type = "critical";

			};

		};

	};

};

arch/arm64/boot/dts/ti/k3-am62p-wakeup.dtsi

+67 −2

File changed.

Preview size limit exceeded, changes collapsed.

arch/arm64/boot/dts/ti/k3-am62p.dtsi

+5 −2

File changed.

Preview size limit exceeded, changes collapsed.