Commit bc4e4121 authored by Ian Rogers's avatar Ian Rogers Committed by Arnaldo Carvalho de Melo
Browse files

perf vendor events intel: Update tigerlake events/metrics 

Update tigerlake events to v1.12 including the new events
MEM_LOAD_MISC_RETIRED.UC and SQ_MISC.BUS_LOCK. Metrics are updated to
make TMA info metric names synchronized. Events and metrics were
generated by:
https://github.com/intel/perfmon/blob/main/scripts/create_perf_json.py



Reviewed-by: default avatarKan Liang <kan.liang@linux.intel.com>
Signed-off-by: default avatarIan Rogers <irogers@google.com>
Cc: Adrian Hunter <adrian.hunter@intel.com>
Cc: Alexander Shishkin <alexander.shishkin@linux.intel.com>
Cc: Ingo Molnar <mingo@redhat.com>
Cc: Jiri Olsa <jolsa@kernel.org>
Cc: John Garry <john.g.garry@oracle.com>
Cc: Kajol Jain <kjain@linux.ibm.com>
Cc: Mark Rutland <mark.rutland@arm.com>
Cc: Namhyung Kim <namhyung@kernel.org>
Cc: Peter Zijlstra <peterz@infradead.org>
Cc: Thomas Richter <tmricht@linux.ibm.com>
Cc: Xing Zhengjun <zhengjun.xing@linux.intel.com>
Link: https://lore.kernel.org/r/20230517173805.602113-14-irogers@google.com


Signed-off-by: default avatarArnaldo Carvalho de Melo <acme@redhat.com>
parent d97b82ae

tools/perf/pmu-events/arch/x86/mapfile.csv

+1 −1
Original line number Diff line number Diff line
@@ -29,7 +29,7 @@ GenuineIntel-6-(37|4A|4C|4D|5A),v15,silvermont,core 
GenuineIntel-6-(4E|5E|8E|9E|A5|A6),v56,skylake,core

GenuineIntel-6-55-[01234],v1.30,skylakex,core

GenuineIntel-6-86,v1.21,snowridgex,core

GenuineIntel-6-8[CD],v1.10,tigerlake,core

GenuineIntel-6-8[CD],v1.12,tigerlake,core

GenuineIntel-6-2C,v4,westmereep-dp,core

GenuineIntel-6-25,v3,westmereep-sp,core

GenuineIntel-6-2F,v3,westmereex,core

tools/perf/pmu-events/arch/x86/tigerlake/cache.json

+18 −0
Original line number Diff line number Diff line
@@ -322,6 +322,16 @@ 
        "SampleAfterValue": "20011",

        "UMask": "0x2"

    },

    {

        "BriefDescription": "Retired instructions with at least 1 uncacheable load or lock.",

        "Data_LA": "1",

        "EventCode": "0xd4",

        "EventName": "MEM_LOAD_MISC_RETIRED.UC",

        "PEBS": "1",

        "PublicDescription": "Retired instructions with at least one load to uncacheable memory-type, or at least one cache-line split locked access",

        "SampleAfterValue": "100007",

        "UMask": "0x4"

    },

    {

        "BriefDescription": "Number of completed demand load requests that missed the L1, but hit the FB(fill buffer), because a preceding miss to the same cacheline initiated the line to be brought into L1, but data is not yet ready in L1.",

        "Data_LA": "1",
@@ -510,6 +520,14 @@ 
        "SampleAfterValue": "1000003",

        "UMask": "0x4"

    },

    {

        "BriefDescription": "Counts bus locks, accounts for cache line split locks and UC locks.",

        "EventCode": "0xf4",

        "EventName": "SQ_MISC.BUS_LOCK",

        "PublicDescription": "Counts the more expensive bus lock needed to enforce cache coherency for certain memory accesses that need to be done atomically.  Can be created by issuing an atomic instruction (via the LOCK prefix) which causes a cache line split or accesses uncacheable memory.",

        "SampleAfterValue": "100003",

        "UMask": "0x10"

    },

    {

        "BriefDescription": "Cycles the superQ cannot take any more entries.",

        "EventCode": "0xf4",

tools/perf/pmu-events/arch/x86/tigerlake/pipeline.json

+1 −0
Original line number Diff line number Diff line
@@ -395,6 +395,7 @@ 
    {

        "BriefDescription": "Clears speculative count",

        "CounterMask": "1",

        "EdgeDetect": "1",

        "EventCode": "0x0d",

        "EventName": "INT_MISC.CLEARS_COUNT",

        "PublicDescription": "Counts the number of speculative clears due to any type of branch misprediction or machine clears",

tools/perf/pmu-events/arch/x86/tigerlake/tgl-metrics.json

+485 −485

File changed.

Preview size limit exceeded, changes collapsed.