Commit c432bdcf authored by Ulf Hansson's avatar Ulf Hansson
Browse files

pmdomain: Merge tag 'v6.14-rc4' from Linus into next 

Linux 6.14-rc4
parents 36ccabe5 d082ecbc

.mailmap

+5 −0
Original line number Diff line number Diff line
@@ -226,6 +226,7 @@ Fangrui Song <i@maskray.me> <maskray@google.com> 
Felipe W Damasio <felipewd@terra.com.br>

Felix Kuhling <fxkuehl@gmx.de>

Felix Moeller <felix@derklecks.de>

Feng Tang <feng.79.tang@gmail.com> <feng.tang@intel.com>

Fenglin Wu <quic_fenglinw@quicinc.com> <fenglinw@codeaurora.org>

Filipe Lautert <filipe@icewall.org>

Finn Thain <fthain@linux-m68k.org> <fthain@telegraphics.com.au>
@@ -317,6 +318,8 @@ Jayachandran C <c.jayachandran@gmail.com> <jnair@caviumnetworks.com> 
Jean Tourrilhes <jt@hpl.hp.com>

Jeevan Shriram <quic_jshriram@quicinc.com> <jshriram@codeaurora.org>

Jeff Garzik <jgarzik@pretzel.yyz.us>

Jeff Johnson <jeff.johnson@oss.qualcomm.com> <jjohnson@codeaurora.org>

Jeff Johnson <jeff.johnson@oss.qualcomm.com> <quic_jjohnson@quicinc.com>

Jeff Layton <jlayton@kernel.org> <jlayton@poochiereds.net>

Jeff Layton <jlayton@kernel.org> <jlayton@primarydata.com>

Jeff Layton <jlayton@kernel.org> <jlayton@redhat.com>
@@ -376,6 +379,7 @@ Juha Yrjola <juha.yrjola@solidboot.com> 
Julien Thierry <julien.thierry.kdev@gmail.com> <julien.thierry@arm.com>

Iskren Chernev <me@iskren.info> <iskren.chernev@gmail.com>

Kalle Valo <kvalo@kernel.org> <kvalo@codeaurora.org>

Kalle Valo <kvalo@kernel.org> <quic_kvalo@quicinc.com>

Kalyan Thota <quic_kalyant@quicinc.com> <kalyan_t@codeaurora.org>

Karthikeyan Periyasamy <quic_periyasa@quicinc.com> <periyasa@codeaurora.org>

Kathiravan T <quic_kathirav@quicinc.com> <kathirav@codeaurora.org>
@@ -530,6 +534,7 @@ Nicholas Piggin <npiggin@gmail.com> <npiggin@kernel.dk> 
Nicholas Piggin <npiggin@gmail.com> <npiggin@suse.de>

Nicholas Piggin <npiggin@gmail.com> <nickpiggin@yahoo.com.au>

Nicholas Piggin <npiggin@gmail.com> <piggin@cyberone.com.au>

Nick Desaulniers <nick.desaulniers+lkml@gmail.com> <ndesaulniers@google.com>

Nicolas Ferre <nicolas.ferre@microchip.com> <nicolas.ferre@atmel.com>

Nicolas Pitre <nico@fluxnic.net> <nicolas.pitre@linaro.org>

Nicolas Pitre <nico@fluxnic.net> <nico@linaro.org>

Documentation/arch/arm64/gcs.rst

+1 −1
Original line number Diff line number Diff line
@@ -37,7 +37,7 @@ intended to be exhaustive. 
  shadow stacks rather than GCS.



* Support for GCS is reported to userspace via HWCAP_GCS in the aux vector

  AT_HWCAP2 entry.

  AT_HWCAP entry.



* GCS is enabled per thread.  While there is support for disabling GCS

  at runtime this should be done with great care.

Documentation/arch/x86/sva.rst

+2 −2
Original line number Diff line number Diff line
@@ -25,7 +25,7 @@ to cache translations for virtual addresses. The IOMMU driver uses the 
mmu_notifier() support to keep the device TLB cache and the CPU cache in

sync. When an ATS lookup fails for a virtual address, the device should

use the PRI in order to request the virtual address to be paged into the

CPU page tables. The device must use ATS again in order the fetch the

CPU page tables. The device must use ATS again in order to fetch the

translation before use.



Shared Hardware Workqueues
@@ -216,7 +216,7 @@ submitting work and processing completions. 


Single Root I/O Virtualization (SR-IOV) focuses on providing independent

hardware interfaces for virtualizing hardware. Hence, it's required to be

almost fully functional interface to software supporting the traditional

an almost fully functional interface to software supporting the traditional

BARs, space for interrupts via MSI-X, its own register layout.

Virtual Functions (VFs) are assisted by the Physical Function (PF)

driver.

Documentation/devicetree/bindings/arm/rockchip/pmu.yaml

+7 −1
Original line number Diff line number Diff line
@@ -53,11 +53,17 @@ properties: 
  reg:

    maxItems: 1



  power-controller:

    type: object



  reboot-mode:

    type: object



required:

  - compatible

  - reg



additionalProperties: true

additionalProperties: false



examples:

  - |

Documentation/devicetree/bindings/clock/qcom,gpucc.yaml

+3 −0
Original line number Diff line number Diff line
@@ -8,6 +8,7 @@ title: Qualcomm Graphics Clock & Reset Controller 


maintainers:

  - Taniya Das <quic_tdas@quicinc.com>

  - Imran Shaik <quic_imrashai@quicinc.com>



description: |

  Qualcomm graphics clock control module provides the clocks, resets and power
@@ -23,10 +24,12 @@ description: | 
    include/dt-bindings/clock/qcom,gpucc-sm8150.h

    include/dt-bindings/clock/qcom,gpucc-sm8250.h

    include/dt-bindings/clock/qcom,gpucc-sm8350.h

    include/dt-bindings/clock/qcom,qcs8300-gpucc.h



properties:

  compatible:

    enum:

      - qcom,qcs8300-gpucc

      - qcom,sdm845-gpucc

      - qcom,sa8775p-gpucc

      - qcom,sc7180-gpucc