Commit d82e6ae6 authored Jan 31, 2023 by Lu Baolu Committed by Joerg Roedel Feb 03, 2023

iommu/vt-d: Remove include/linux/intel-svm.h



There's no need to have a public header for Intel SVA implementation.
The device driver should interact with Intel SVA implementation via
the IOMMU generic APIs.

Reviewed-by: Kevin Tian <kevin.tian@intel.com>
Signed-off-by: Lu Baolu <baolu.lu@linux.intel.com>
Link: https://lore.kernel.org/r/20230109014955.147068-2-baolu.lu@linux.intel.com


Signed-off-by: Joerg Roedel <jroedel@suse.de>

parent b7bfaa76

MAINTAINERS

+0 −1

Original line number	Diff line number	Diff line
		@@ -10459,7 +10459,6 @@ L: iommu@lists.linux.dev
		S: Supported
		T: git git://git.kernel.org/pub/scm/linux/kernel/git/joro/iommu.git
		F: drivers/iommu/intel/
		F: include/linux/intel-svm.h

		INTEL IPU3 CSI-2 CIO2 DRIVER
		M: Yong Zhi <yong.zhi@intel.com>

drivers/iommu/intel/iommu.c

+0 −1

Original line number	Diff line number	Diff line
		@@ -16,7 +16,6 @@
		#include <linux/crash_dump.h>
		#include <linux/dma-direct.h>
		#include <linux/dmi.h>
		#include <linux/intel-svm.h>
		#include <linux/memory.h>
		#include <linux/pci.h>
		#include <linux/pci-ats.h>

drivers/iommu/intel/iommu.h

+5 −0

Original line number	Diff line number	Diff line
		@@ -438,6 +438,11 @@ struct q_inval {
		int free_cnt;
		};

		/* Page Request Queue depth */
		#define PRQ_ORDER 4
		#define PRQ_RING_MASK ((0x1000 << PRQ_ORDER) - 0x20)
		#define PRQ_DEPTH ((0x1000 << PRQ_ORDER) >> 5)

		struct dmar_pci_notify_info;

		#ifdef CONFIG_IRQ_REMAP

drivers/iommu/intel/svm.c

+0 −1

Original line number	Diff line number	Diff line
		@@ -9,7 +9,6 @@
		#include <linux/sched.h>
		#include <linux/sched/mm.h>
		#include <linux/slab.h>
		#include <linux/intel-svm.h>
		#include <linux/rculist.h>
		#include <linux/pci.h>
		#include <linux/pci-ats.h>

include/linux/intel-svm.h

deleted100644 → 0

+0 −16

Original line number	Diff line number	Diff line
		/* SPDX-License-Identifier: GPL-2.0-only */
		/*
		* Copyright © 2015 Intel Corporation.
		*
		* Authors: David Woodhouse <David.Woodhouse@intel.com>
		*/

		#ifndef __INTEL_SVM_H__
		#define __INTEL_SVM_H__

		/* Page Request Queue depth */
		#define PRQ_ORDER 4
		#define PRQ_RING_MASK ((0x1000 << PRQ_ORDER) - 0x20)
		#define PRQ_DEPTH ((0x1000 << PRQ_ORDER) >> 5)

		#endif /* __INTEL_SVM_H__ */