Commit ddf070f6 authored by Abel Vesa's avatar Abel Vesa Committed by Vinod Koul
Browse files

phy: qcom-qmp: qserdes-txrx: Add v6 register offsets 



The new SM8550 SoC bumps up the HW version of QMP phy to v6 for USB,
UFS and PCIE g3x2. Add the new qserdes TX RX offsets in a dedicated
header file.

Signed-off-by: default avatarAbel Vesa <abel.vesa@linaro.org>
Reviewed-by: default avatarDmitry Baryshkov <dmitry.baryshkov@linaro.org>
Link: https://lore.kernel.org/r/20230117224148.1914627-4-abel.vesa@linaro.org


Signed-off-by: default avatarVinod Koul <vkoul@kernel.org>
parent 2df32d96

drivers/phy/qualcomm/phy-qcom-qmp-qserdes-txrx-v6.h

0 → 100644
+77 −0
Original line number Diff line number Diff line 
/* SPDX-License-Identifier: GPL-2.0 */

/*

 * Copyright (c) 2023, Linaro Limited

 */



#ifndef QCOM_PHY_QMP_QSERDES_TXRX_USB_V6_H_

#define QCOM_PHY_QMP_QSERDES_TXRX_USB_V6_H_



#define QSERDES_V6_TX_CLKBUF_ENABLE				0x08

#define QSERDES_V6_TX_RESET_TSYNC_EN				0x1c

#define QSERDES_V6_TX_PRE_STALL_LDO_BOOST_EN			0x20

#define QSERDES_V6_TX_TX_BAND					0x24

#define QSERDES_V6_TX_INTERFACE_SELECT				0x2c

#define QSERDES_V6_TX_RES_CODE_LANE_TX				0x34

#define QSERDES_V6_TX_RES_CODE_LANE_RX				0x38

#define QSERDES_V6_TX_RES_CODE_LANE_OFFSET_TX			0x3c

#define QSERDES_V6_TX_RES_CODE_LANE_OFFSET_RX			0x40

#define QSERDES_V6_TX_PARRATE_REC_DETECT_IDLE_EN		0x60

#define QSERDES_V6_TX_BIST_PATTERN7				0x7c

#define QSERDES_V6_TX_LANE_MODE_1				0x84

#define QSERDES_V6_TX_LANE_MODE_3				0x8c

#define QSERDES_V6_TX_LANE_MODE_4				0x90

#define QSERDES_V6_TX_LANE_MODE_5				0x94

#define QSERDES_V6_TX_RCV_DETECT_LVL_2				0xa4

#define QSERDES_V6_TX_TRAN_DRVR_EMP_EN				0xc0

#define QSERDES_V6_TX_TX_INTERFACE_MODE				0xc4

#define QSERDES_V6_TX_VMODE_CTRL1				0xc8

#define QSERDES_V6_TX_PI_QEC_CTRL				0xe4



#define QSERDES_V6_RX_UCDR_FO_GAIN				0x08

#define QSERDES_V6_RX_UCDR_SO_GAIN				0x14

#define QSERDES_V6_RX_UCDR_FASTLOCK_FO_GAIN			0x30

#define QSERDES_V6_RX_UCDR_SO_SATURATION_AND_ENABLE		0x34

#define QSERDES_V6_RX_UCDR_FASTLOCK_COUNT_LOW			0x3c

#define QSERDES_V6_RX_UCDR_FASTLOCK_COUNT_HIGH			0x40

#define QSERDES_V6_RX_UCDR_PI_CONTROLS				0x44

#define QSERDES_V6_RX_UCDR_SB2_THRESH1				0x4c

#define QSERDES_V6_RX_UCDR_SB2_THRESH2				0x50

#define QSERDES_V6_RX_UCDR_SB2_GAIN1				0x54

#define QSERDES_V6_RX_UCDR_SB2_GAIN2				0x58

#define QSERDES_V6_RX_AUX_DATA_TCOARSE_TFINE			0x60

#define QSERDES_V6_RX_TX_ADAPT_POST_THRESH			0xcc

#define QSERDES_V6_RX_VGA_CAL_CNTRL1				0xd4

#define QSERDES_V6_RX_VGA_CAL_CNTRL2				0xd8

#define QSERDES_V6_RX_GM_CAL					0xdc

#define QSERDES_V6_RX_RX_EQU_ADAPTOR_CNTRL2			0xec

#define QSERDES_V6_RX_RX_EQU_ADAPTOR_CNTRL3			0xf0

#define QSERDES_V6_RX_RX_EQU_ADAPTOR_CNTRL4			0xf4

#define QSERDES_V6_RX_RX_IDAC_TSETTLE_LOW			0xf8

#define QSERDES_V6_RX_RX_IDAC_TSETTLE_HIGH			0xfc

#define QSERDES_V6_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1		0x110

#define QSERDES_V6_RX_SIDGET_ENABLES				0x118

#define QSERDES_V6_RX_SIGDET_CNTRL				0x11c

#define QSERDES_V6_RX_SIGDET_DEGLITCH_CNTRL			0x124

#define QSERDES_V6_RX_RX_MODE_00_LOW				0x15c

#define QSERDES_V6_RX_RX_MODE_00_HIGH				0x160

#define QSERDES_V6_RX_RX_MODE_00_HIGH2				0x164

#define QSERDES_V6_RX_RX_MODE_00_HIGH3				0x168

#define QSERDES_V6_RX_RX_MODE_00_HIGH4				0x16c

#define QSERDES_V6_RX_RX_MODE_01_LOW				0x170

#define QSERDES_V6_RX_RX_MODE_01_HIGH				0x174

#define QSERDES_V6_RX_RX_MODE_01_HIGH2				0x178

#define QSERDES_V6_RX_RX_MODE_01_HIGH3				0x17c

#define QSERDES_V6_RX_RX_MODE_01_HIGH4				0x180

#define QSERDES_V6_RX_RX_MODE_10_LOW				0x184

#define QSERDES_V6_RX_RX_MODE_10_HIGH				0x188

#define QSERDES_V6_RX_RX_MODE_10_HIGH2				0x18c

#define QSERDES_V6_RX_RX_MODE_10_HIGH3				0x190

#define QSERDES_V6_RX_RX_MODE_10_HIGH4				0x194

#define QSERDES_V6_RX_DFE_EN_TIMER				0x1a0

#define QSERDES_V6_RX_DFE_CTLE_POST_CAL_OFFSET			0x1a4

#define QSERDES_V6_RX_DCC_CTRL1					0x1a8

#define QSERDES_V6_RX_VTH_CODE					0x1b0

#define QSERDES_V6_RX_SIGDET_CAL_CTRL1				0x1e4

#define QSERDES_V6_RX_SIGDET_CAL_TRIM				0x1f8



#endif

drivers/phy/qualcomm/phy-qcom-qmp.h

+1 −0
Original line number Diff line number Diff line
@@ -22,6 +22,7 @@ 
#include "phy-qcom-qmp-qserdes-txrx-v5_5nm.h"



#include "phy-qcom-qmp-qserdes-com-v6.h"

#include "phy-qcom-qmp-qserdes-txrx-v6.h"



#include "phy-qcom-qmp-qserdes-pll.h"